OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_2_x/] [or1ksim/] [cpu/] [common/] [abstract.h] - Diff between revs 1549 and 1556

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 1549 Rev 1556
Line 63... Line 63...
  void *write_dat16;
  void *write_dat16;
  void *write_dat32;
  void *write_dat32;
 
 
  /* Program load function.  If you have unwritteable memory but you would like
  /* Program load function.  If you have unwritteable memory but you would like
   * it if a program would be loaded here, make sure to set this.  If this is
   * it if a program would be loaded here, make sure to set this.  If this is
   * not set, then writefunc32 will be called to load the program */
   * not set, then writefunc8 will be called to load the program */
  void (*writeprog)(oraddr_t, uint32_t, void *);
  void (*writeprog32)(oraddr_t, uint32_t, void *);
  void *writeprog_dat;
  void (*writeprog8)(oraddr_t, uint8_t, void *);
 
 
 
  void *writeprog32_dat;
 
  void *writeprog8_dat;
 
 
  /* Read/Write delays */
  /* Read/Write delays */
  int delayr;
  int delayr;
  int delayw;
  int delayw;
 
 
Line 144... Line 147...
void set_direct32(oraddr_t, uint32_t, int, int);
void set_direct32(oraddr_t, uint32_t, int, int);
 
 
/* Same as set_direct32, but it also writes to memory that is non-writeable to
/* Same as set_direct32, but it also writes to memory that is non-writeable to
 * the rest of the sim.  Used to do program loading. */
 * the rest of the sim.  Used to do program loading. */
void set_program32(oraddr_t memaddr, uint32_t value);
void set_program32(oraddr_t memaddr, uint32_t value);
 
void set_program8(oraddr_t memaddr, uint8_t value);
 
 
/* Temporary variable to increase speed.  */
/* Temporary variable to increase speed.  */
extern struct dev_memarea *cur_area;
extern struct dev_memarea *cur_area;
 
 
/* These are set by mmu if cache inhibit bit is set for current acces.  */
/* These are set by mmu if cache inhibit bit is set for current acces.  */

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.