URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 6 |
Rev 30 |
Line 260... |
Line 260... |
|
|
/* Simulate instruction cache */
|
/* Simulate instruction cache */
|
ic_simulate(pc);
|
ic_simulate(pc);
|
|
|
/* Fetch instruction. */
|
/* Fetch instruction. */
|
strcpy(iqueue[0].insn, mem[pc].insn);
|
strcpy(iqueue[0].insn, mem[pc].insn->insn);
|
strcpy(iqueue[0].op1, mem[pc].op1);
|
strcpy(iqueue[0].op1, mem[pc].insn->op1);
|
strcpy(iqueue[0].op2, mem[pc].op2);
|
strcpy(iqueue[0].op2, mem[pc].insn->op2);
|
strcpy(iqueue[0].op3, mem[pc].op3);
|
strcpy(iqueue[0].op3, mem[pc].insn->op3);
|
iqueue[0].insn_addr = pc;
|
iqueue[0].insn_addr = pc;
|
iqueue[0].dependdst = NULL;
|
iqueue[0].dependdst = NULL;
|
iqueue[0].dependsrc1 = NULL;
|
iqueue[0].dependsrc1 = NULL;
|
iqueue[0].dependsrc2 = NULL;
|
iqueue[0].dependsrc2 = NULL;
|
|
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.