URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_2_x/] [or1ksim/] [cpu/] [or1k/] [spr_defs.h] - Diff between revs 1382 and 1511

Rev 1382	Rev 1511
Line 380...	Line 380...
`*/`	`*/`
`#define SPR_DSR_RSTE 0x00000001 /* Reset exception */`	`#define SPR_DSR_RSTE 0x00000001 /* Reset exception */`
`#define SPR_DSR_BUSEE 0x00000002 /* Bus error exception */`	`#define SPR_DSR_BUSEE 0x00000002 /* Bus error exception */`
`#define SPR_DSR_DPFE 0x00000004 /* Data Page Fault exception */`	`#define SPR_DSR_DPFE 0x00000004 /* Data Page Fault exception */`
`#define SPR_DSR_IPFE 0x00000008 /* Insn Page Fault exception */`	`#define SPR_DSR_IPFE 0x00000008 /* Insn Page Fault exception */`
`#define SPR_DSR_TTE 0x00000010 /* iTick Timer exception */`	`#define SPR_DSR_TTE 0x00000010 /* Tick Timer exception */`
`#define SPR_DSR_AE 0x00000020 /* Alignment exception */`	`#define SPR_DSR_AE 0x00000020 /* Alignment exception */`
`#define SPR_DSR_IIE 0x00000040 /* Illegal Instruction exception */`	`#define SPR_DSR_IIE 0x00000040 /* Illegal Instruction exception */`
`#define SPR_DSR_IE 0x00000080 /* Interrupt exception */`	`#define SPR_DSR_IE 0x00000080 /* Interrupt exception */`
`#define SPR_DSR_DME 0x00000100 /* DTLB miss exception */`	`#define SPR_DSR_DME 0x00000100 /* DTLB miss exception */`
`#define SPR_DSR_IME 0x00000200 /* ITLB miss exception */`	`#define SPR_DSR_IME 0x00000200 /* ITLB miss exception */`