URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 409 |
Rev 411 |
Line 31... |
Line 31... |
|
|
/* Registers */
|
/* Registers */
|
|
|
struct dev_16450 {
|
struct dev_16450 {
|
struct {
|
struct {
|
unsigned char txbuf[UART_MAX_FIFO_LEN];
|
unsigned txbuf[UART_MAX_FIFO_LEN];
|
unsigned char rxbuf[UART_MAX_FIFO_LEN];
|
unsigned rxbuf[UART_MAX_FIFO_LEN];
|
unsigned char dll;
|
unsigned char dll;
|
unsigned char dlh;
|
unsigned char dlh;
|
unsigned char ier;
|
unsigned char ier;
|
unsigned char iir;
|
unsigned char iir;
|
unsigned char fcr;
|
unsigned char fcr;
|
Line 169... |
Line 169... |
/*
|
/*
|
* Bit Definitions for the FIFO Control Register
|
* Bit Definitions for the FIFO Control Register
|
*/
|
*/
|
#define UART_FCR_FIE 0x01 /* FIFO enable */
|
#define UART_FCR_FIE 0x01 /* FIFO enable */
|
#define UART_FCR_RRXFI 0x02 /* Reset rx FIFO */
|
#define UART_FCR_RRXFI 0x02 /* Reset rx FIFO */
|
#define UART_FCR_RTXFI 0x02 /* Reset tx FIFO */
|
#define UART_FCR_RTXFI 0x04 /* Reset tx FIFO */
|
#define UART_FIFO_TRIGGER(x) /* Trigger values for indexes 0..3 */\
|
#define UART_FIFO_TRIGGER(x) /* Trigger values for indexes 0..3 */\
|
((x)==0?1\
|
((x)==0?1\
|
:(x)==1?4\
|
:(x)==1?4\
|
:(x)==2?8\
|
:(x)==2?8\
|
:(x)==3?14:0)
|
:(x)==3?14:0)
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.