URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 742 |
Rev 804 |
Line 40... |
Line 40... |
struct dev_memarea *mem_dev = dev_list;
|
struct dev_memarea *mem_dev = dev_list;
|
|
|
while (mem_dev) {
|
while (mem_dev) {
|
if (mem_dev->chip_select == cs) {
|
if (mem_dev->chip_select == cs) {
|
mem_dev->addr_mask = 0xe0000000 | mc.ba_mask << 21;
|
mem_dev->addr_mask = 0xe0000000 | mc.ba_mask << 21;
|
mem_dev->addr_compare = ((csc >> MC_CSC_SEL_OFFSET) & 0xff) << 21;
|
mem_dev->addr_compare = ((csc >> MC_CSC_SEL_OFFSET) /* & 0xff*/) << 21;
|
mem_dev->valid = (csc >> MC_CSC_EN_OFFSET) & 0x01;
|
mem_dev->valid = (csc >> MC_CSC_EN_OFFSET) & 0x01;
|
|
|
if ((csc >> MC_CSC_MEMTYPE_OFFSET) && 0x07 == MC_CSC_MEMTYPE_ASYNC) {
|
if ((csc >> MC_CSC_MEMTYPE_OFFSET) && 0x07 == MC_CSC_MEMTYPE_ASYNC) {
|
mem_dev->delayr = (tms & 0xff) + ((tms >> 8) & 0x0f);
|
mem_dev->delayr = (tms & 0xff) + ((tms >> 8) & 0x0f);
|
mem_dev->delayw = ((tms >> 12) & 0x0f) + ((tms >> 16) & 0x0f) + ((tms >> 20) & 0x3f);
|
mem_dev->delayw = ((tms >> 12) & 0x0f) + ((tms >> 16) & 0x0f) + ((tms >> 20) & 0x3f);
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.