OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [asyst_3/] [or1200/] [rtl/] [verilog/] [or1200_alu.v] - Diff between revs 795 and 1022

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 795 Rev 1022
Line 42... Line 42...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: not supported by cvs2svn $
 
// Revision 1.6  2002/03/29 16:40:10  lampret
 
// Added a directive to ignore signed division variables that are only used in simulation.
 
//
// Revision 1.5  2002/03/29 16:33:59  lampret
// Revision 1.5  2002/03/29 16:33:59  lampret
// Added again just recently removed full_case directive
// Added again just recently removed full_case directive
//
//
// Revision 1.4  2002/03/29 15:16:53  lampret
// Revision 1.4  2002/03/29 15:16:53  lampret
// Some of the warnings fixed.
// Some of the warnings fixed.
Line 158... Line 161...
 
 
//
//
// Central part of the ALU
// Central part of the ALU
//
//
always @(alu_op or a or b or result_sum or result_and or macrc_op or shifted_rotated or mult_mac_result) begin
always @(alu_op or a or b or result_sum or result_and or macrc_op or shifted_rotated or mult_mac_result) begin
        casex (alu_op)          // synopsys parallel_case full_case
`ifdef OR1200_CASE_DEFAULT
 
        casex (alu_op)          // synopsys parallel_case
 
`else
 
        casex (alu_op)          // synopsys full_case parallel_case
 
`endif
                `OR1200_ALUOP_SHROT : begin
                `OR1200_ALUOP_SHROT : begin
                                result = shifted_rotated;
                                result = shifted_rotated;
                end
                end
                `OR1200_ALUOP_ADD : begin
                `OR1200_ALUOP_ADD : begin
                                result = result_sum;
                                result = result_sum;
Line 214... Line 221...
                                else
                                else
                                        result = 32'h00000000;
                                        result = 32'h00000000;
                end
                end
`endif
`endif
// synopsys translate_on
// synopsys translate_on
                `OR1200_ALUOP_COMP, `OR1200_ALUOP_AND: begin
`ifdef OR1200_CASE_DEFAULT
 
                default: begin
 
`else
 
                `OR1200_ALUOP_COMP, `OR1200_ALUOP_AND
 
`endif
                                result = result_and;
                                result = result_and;
                end
                end
        endcase
        endcase
end
end
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.