OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [before_ORP/] [uclinux/] [uClinux-2.0.x/] [sim.cfg] - Diff between revs 582 and 653

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 582 Rev 653
Line 147... Line 147...
    ustates = 
    ustates = 
       number of ITLB usage states (2, 3, 4 etc., max is 4)
       number of ITLB usage states (2, 3, 4 etc., max is 4)
*/
*/
 
 
section immu
section immu
  enabled = 0
  enabled = 1
  nsets = 32
  nsets = 64
  nways = 1
  nways = 1
  pagesize = 8192
  pagesize = 8192
end
end
 
 
/* DMMU SECTION
/* DMMU SECTION
Line 178... Line 178...
    ustates = 
    ustates = 
       number of DTLB usage states (2, 3, 4 etc., max is 4)
       number of DTLB usage states (2, 3, 4 etc., max is 4)
*/
*/
 
 
section dmmu
section dmmu
  enabled = 0
  enabled = 1
  nsets = 32
  nsets = 64
  nways = 1
  nways = 1
  pagesize = 8192
  pagesize = 8192
end
end
 
 
 
 
Line 207... Line 207...
    ustates = 
    ustates = 
       number of IC usage states (2, 3, 4 etc., max is 4)
       number of IC usage states (2, 3, 4 etc., max is 4)
*/
*/
 
 
section ic
section ic
  enabled = 0
  enabled = 1
  nsets = 512
  nsets = 256
  nways = 1
  nways = 1
  blocksize = 16
  blocksize = 16
end
end
 
 
/* DC SECTION
/* DC SECTION
Line 235... Line 235...
    ustates = 
    ustates = 
       number of DC usage states (2, 3, 4 etc., max is 4)
       number of DC usage states (2, 3, 4 etc., max is 4)
*/
*/
 
 
section dc
section dc
  enabled = 0
  enabled = 1
  nsets = 512
  nsets = 256
  nways = 1
  nways = 1
  blocksize = 16
  blocksize = 16
end
end
 
 
/* SIM SECTION
/* SIM SECTION

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.