Line 81... |
Line 81... |
struct dma_controller *dma = &(dmas[i]);
|
struct dma_controller *dma = &(dmas[i]);
|
|
|
if ( dma->baseaddr == 0 )
|
if ( dma->baseaddr == 0 )
|
continue;
|
continue;
|
|
|
printf( "\nDMA controller %u at 0x%08X:\n", i, dma->baseaddr );
|
PRINTF( "\nDMA controller %u at 0x%08X:\n", i, dma->baseaddr );
|
printf( "CSR : 0x%08lX\n", dma->regs.csr );
|
PRINTF( "CSR : 0x%08lX\n", dma->regs.csr );
|
printf( "INT_MSK_A : 0x%08lX\n", dma->regs.int_msk_a );
|
PRINTF( "INT_MSK_A : 0x%08lX\n", dma->regs.int_msk_a );
|
printf( "INT_MSK_B : 0x%08lX\n", dma->regs.int_msk_b );
|
PRINTF( "INT_MSK_B : 0x%08lX\n", dma->regs.int_msk_b );
|
printf( "INT_SRC_A : 0x%08lX\n", dma->regs.int_src_a );
|
PRINTF( "INT_SRC_A : 0x%08lX\n", dma->regs.int_src_a );
|
printf( "INT_SRC_B : 0x%08lX\n", dma->regs.int_src_b );
|
PRINTF( "INT_SRC_B : 0x%08lX\n", dma->regs.int_src_b );
|
|
|
for ( j = 0; j < DMA_NUM_CHANNELS; ++ j ) {
|
for ( j = 0; j < DMA_NUM_CHANNELS; ++ j ) {
|
struct dma_channel *channel = &(dma->ch[j]);
|
struct dma_channel *channel = &(dma->ch[j]);
|
if ( !channel->referenced )
|
if ( !channel->referenced )
|
continue;
|
continue;
|
printf( "CH%u_CSR : 0x%08lX\n", j, channel->regs.csr );
|
PRINTF( "CH%u_CSR : 0x%08lX\n", j, channel->regs.csr );
|
printf( "CH%u_SZ : 0x%08lX\n", j, channel->regs.sz );
|
PRINTF( "CH%u_SZ : 0x%08lX\n", j, channel->regs.sz );
|
printf( "CH%u_A0 : 0x%08lX\n", j, channel->regs.a0 );
|
PRINTF( "CH%u_A0 : 0x%08lX\n", j, channel->regs.a0 );
|
printf( "CH%u_AM0 : 0x%08lX\n", j, channel->regs.am0 );
|
PRINTF( "CH%u_AM0 : 0x%08lX\n", j, channel->regs.am0 );
|
printf( "CH%u_A1 : 0x%08lX\n", j, channel->regs.a1 );
|
PRINTF( "CH%u_A1 : 0x%08lX\n", j, channel->regs.a1 );
|
printf( "CH%u_AM1 : 0x%08lX\n", j, channel->regs.am1 );
|
PRINTF( "CH%u_AM1 : 0x%08lX\n", j, channel->regs.am1 );
|
printf( "CH%u_DESC : 0x%08lX\n", j, channel->regs.desc );
|
PRINTF( "CH%u_DESC : 0x%08lX\n", j, channel->regs.desc );
|
printf( "CH%u_SWPTR : 0x%08lX\n", j, channel->regs.swptr );
|
PRINTF( "CH%u_SWPTR : 0x%08lX\n", j, channel->regs.swptr );
|
}
|
}
|
}
|
}
|
}
|
}
|
|
|
|
|