URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 557 |
Rev 561 |
Line 53... |
Line 53... |
wrong, and there were 2 sets of code, one commented out, and
|
wrong, and there were 2 sets of code, one commented out, and
|
both were broken. I have rewritten this so it works as I think
|
both were broken. I have rewritten this so it works as I think
|
it should. Someone needs to correct this if there is something
|
it should. Someone needs to correct this if there is something
|
I am missing... */
|
I am missing... */
|
|
|
|
/* From Sections 16.3 & 16.4, bits 0 & 1 are reserved */
|
|
picsr = mfspr(SPR_PICSR);
|
|
picpr = mfspr(SPR_PICPR) | 0x00000003;
|
sr = mfspr(SPR_SR);
|
sr = mfspr(SPR_SR);
|
|
|
/* Don't do anything if interrupts not currently enabled */
|
/* Don't do anything if interrupts not currently enabled */
|
if((sr & (SPR_SR_EIR | SPR_SR_EXR)) != (SPR_SR_EIR | SPR_SR_EXR))
|
if((sr & (SPR_SR_EIR | SPR_SR_EXR)) != (SPR_SR_EIR | SPR_SR_EXR))
|
return;
|
return;
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.