OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_37/] [or1ksim/] [cpu/] [or1k/] [except.c] - Diff between revs 1202 and 1308

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 1202 Rev 1308
Line 23... Line 23...
 
 
#include "abstract.h"
#include "abstract.h"
#include "except.h"
#include "except.h"
#include "sprs.h"
#include "sprs.h"
#include "sim-config.h"
#include "sim-config.h"
 
#include "debug_unit.h"
 
 
extern int cont_run;
extern int cont_run;
extern struct iqueue_entry iqueue[20];
extern struct iqueue_entry iqueue[20];
extern unsigned long pc;
extern unsigned long pc;
extern unsigned long pcnext;
extern unsigned long pcnext;
Line 57... Line 58...
    pending.address = ea;
    pending.address = ea;
    if (delay_insn)
    if (delay_insn)
      pending.saved = pc - 4;
      pending.saved = pc - 4;
    else
    else
      pending.saved = pc;
      pending.saved = pc;
    if (config.sim.verbose) PRINTF("Exception 0x%x (%s) at 0x%x, EA: 0x%x, ppc: 0x%x, npc: 0x%x, #%d\n",
    if (config.sim.verbose) PRINTF("Exception 0x%x (%s) at 0x%lx, EA: 0x%lx, ppc: 0x%lx, npc: 0x%lx, #%d\n",
                                   except, EXCEPT_NAME(except), iqueue[0].insn_addr, ea, pc, pcnext, runtime.cpu.instructions);
                                   except, EXCEPT_NAME(except), iqueue[0].insn_addr, ea, pc, pcnext, runtime.cpu.instructions);
  }
  }
}
}
 
 
/* Actually handles exception */
/* Actually handles exception */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.