Line 31... |
Line 31... |
#define SPRGROUP_DMMU 0x01000000
|
#define SPRGROUP_DMMU 0x01000000
|
#define SPRGROUP_IMMU 0x02000000
|
#define SPRGROUP_IMMU 0x02000000
|
#define SPRGROUP_DC 0x03000000
|
#define SPRGROUP_DC 0x03000000
|
#define SPRGROUP_IC 0x04000000
|
#define SPRGROUP_IC 0x04000000
|
#define SPRGROUP_MAC 0x05000000
|
#define SPRGROUP_MAC 0x05000000
|
|
#define SPRGROUP_TT 0x09000000
|
|
|
/* System control and status group */
|
/* System control and status group */
|
#define SPR_VR (SPRGROUP_SYS + 0)
|
#define SPR_VR (SPRGROUP_SYS + 0)
|
#define SPR_MPR (SPRGROUP_SYS + 1)
|
#define SPR_MPR (SPRGROUP_SYS + 1)
|
#define SPR_SR (SPRGROUP_SYS + 2)
|
#define SPR_SR (SPRGROUP_SYS + 2)
|
Line 73... |
Line 74... |
|
|
/* MAC group */
|
/* MAC group */
|
#define SPR_MACLO (SPRGROUP_MAC + 1)
|
#define SPR_MACLO (SPRGROUP_MAC + 1)
|
#define SPR_MACHI (SPRGROUP_MAC + 2)
|
#define SPR_MACHI (SPRGROUP_MAC + 2)
|
|
|
|
/* Tick Timer group */
|
|
#define SPR_TTCR (SPRGROUP_TT + 0)
|
|
|
/*
|
/*
|
* Bit definitions for the Version Register
|
* Bit definitions for the Version Register
|
*
|
*
|
*/
|
*/
|
#define SPR_VR_VER 0xffff0000 /* Processor version */
|
#define SPR_VR_VER 0xffff0000 /* Processor version */
|
Line 186... |
Line 190... |
#define SPR_ITLBTR_UWE 0x00000080 /* User Write Enable */
|
#define SPR_ITLBTR_UWE 0x00000080 /* User Write Enable */
|
#define SPR_ITLBTR_SRE 0x00000100 /* Supervisor Read Enable */
|
#define SPR_ITLBTR_SRE 0x00000100 /* Supervisor Read Enable */
|
#define SPR_ITLBTR_SWE 0x00000200 /* Supervisor Write Enable (not used actually) */
|
#define SPR_ITLBTR_SWE 0x00000200 /* Supervisor Write Enable (not used actually) */
|
#define SPR_ITLBTR_PPN 0xfffff000 /* Physical Page Number */
|
#define SPR_ITLBTR_PPN 0xfffff000 /* Physical Page Number */
|
|
|
|
/*
|
|
* Bit definitions for Tick Timer Control Register
|
|
*
|
|
*/
|
|
#define SPR_TTCR_PERIOD 0x0fffffff /* Time Period */
|
|
#define SPR_TTCR_IP 0x10000000 /* Interrupt Present */
|
|
#define SPR_TTCR_IE 0x20000000 /* Interrupt Enable */
|
|
#define SPR_TTCR_SR 0x40000000 /* Single Run */
|
|
#define SPR_TTCR_TTE 0x80000000 /* Tick Timer Enable */
|
|
|
|
|
No newline at end of file
|
No newline at end of file
|