OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_39/] [or1ksim/] [testbench/] [mc_ssram.h] - Diff between revs 454 and 469

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 454 Rev 469
Line 19... Line 19...
*/
*/
 
 
#ifndef __MC_SSRAM_H
#ifndef __MC_SSRAM_H
#define __MC_SSRAM_H
#define __MC_SSRAM_H
 
 
 
/* TEMPLATE SELECTION       */
 
/* change #undef to #define */
 
#define _MC_TEST_TEMPLATE1
 
#undef  _MC_TEST_TEMPLATE2
 
#undef  _MC_TEST_TEMPLATE3
 
/* ------------------------ */
 
 
/* memory configuration that must reflect mcmem.cfg */
/* memory configuration that must reflect mcmem.cfg */
#define MC_SSRAM_CSMASK 0xFE    /* 8 bit mask for 8 chip selects. 1 SDRAM at CS, 0 something else at CS */
#define MC_SSRAM_CSMASK 0xFE    /* 8 bit mask for 8 chip selects. 1 SSRAM at CS, 0 something else at CS */
 
 
typedef struct MC_SSRAM_CS
typedef struct MC_SSRAM_CS
{
{
  unsigned char M;
  unsigned char M;
} MC_SSRAM_CS;
} MC_SSRAM_CS;
Line 38... Line 45...
  { 0x0A },
  { 0x0A },
  { 0x0C },
  { 0x0C },
  { 0x0E },
  { 0x0E },
  { 0x10 } };
  { 0x10 } };
 
 
#define MC_SSRAM_FLAGS  0x000002FFLU    /* MC_TEST_ flags... see mc_common.h */
#define MC_SSRAM_TEST0  0x00000001LU /* no parity, bank after column, write enable */
 
#define MC_SSRAM_TEST1  0x00000002LU /* parity */
 
#define MC_SSRAM_TEST2  0x00000004LU /* bank after row */
 
#define MC_SSRAM_TEST3  0x00000008LU /* RO */
 
#define MC_SSRAM_TEST4  0x00000010LU /* - NOT DEFINED - */
 
#define MC_SSRAM_TEST5  0x00000020LU /* - NOT DEFINED - */
 
 
 
#ifdef _MC_TEST_TEMPLATE1
 
  #define MC_SSRAM_FLAGS        0x000002B8LU    /* MC_TEST_ flags... see mc_common.h */ 
 
  #define MC_SSRAM_TESTS        0x00000005LU
 
#endif
 
 
#define MC_SSRAM_TEST0  0x00000001LU
#ifdef _MC_TEST_TEMPLATE2
#define MC_SSRAM_TEST1  0x00000002LU
  #define MC_SSRAM_FLAGS        0x00000128LU    /* MC_TEST_ flags... see mc_common.h */ 
#define MC_SSRAM_TEST2  0x00000004LU
  #define MC_SSRAM_TESTS        0x00000008LU
#define MC_SSRAM_TEST3  0x00000008LU
#endif
#define MC_SSRAM_TEST4  0x00000010LU
 
#define MC_SSRAM_TEST5  0x00000020LU
 
 
 
 
#ifdef _MC_TEST_TEMPLATE3
 
  #define MC_SSRAM_FLAGS        0x000007FFLU    /* MC_TEST_ flags... see mc_common.h */ 
#define MC_SSRAM_TESTS  0x0000003FLU
#define MC_SSRAM_TESTS  0x0000003FLU
#endif
#endif
 
 
 No newline at end of file
 No newline at end of file
 
#endif
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.