OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_40/] [or1ksim/] [sim-config.c] - Diff between revs 1361 and 1367

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 1361 Rev 1367
Line 122... Line 122...
  config.dc.store_missdelay = 0;
  config.dc.store_missdelay = 0;
 
 
  /* Memory Controller */
  /* Memory Controller */
  config.mc.enabled = 0;
  config.mc.enabled = 0;
 
 
  /* Uarts */
 
  config.nuarts = 0;
 
 
 
  /* DMAs */
  /* DMAs */
  config.ndmas = 0;
  config.ndmas = 0;
 
 
  /* VGAs */
  /* VGAs */
  config.nvgas = 0;
  config.nvgas = 0;
Line 904... Line 901...
  fprintf (f, "/* This file was automatically generated by or1ksim,\n"
  fprintf (f, "/* This file was automatically generated by or1ksim,\n"
              "   using --output-cfg switch (cfg file '%s'). */\n"
              "   using --output-cfg switch (cfg file '%s'). */\n"
  "const static struct config config = {\n", runtime.sim.script_fn);
  "const static struct config config = {\n", runtime.sim.script_fn);
 
 
  fprintf (f, "  tick:{enabled:%i},\n", config.tick.enabled);
  fprintf (f, "  tick:{enabled:%i},\n", config.tick.enabled);
  fprintf (f, "  nuarts:%i, uarts:{", config.nuarts);
 
  comma = 0;
 
  for (i = 0; i < config.nuarts; i++) {
 
    fprintf (f, "%s\n    {channel:\"%s\", jitter:%i, baseaddr:0x%08lx, irq:%i, vapi_id:0x%08lx, uart16550:%i}",
 
      comma ? "," :"", config.uarts[i].channel, config.uarts[i].jitter, config.uarts[i].baseaddr, config.uarts[i].irq,
 
      config.uarts[i].vapi_id, config.uarts[i].uart16550);
 
    comma = 1;
 
  }
 
  fprintf (f, "},\n");
 
 
 
  fprintf (f, "  ndmas:%i, dmas:{", config.ndmas);
  fprintf (f, "  ndmas:%i, dmas:{", config.ndmas);
  comma = 0;
  comma = 0;
  for (i = 0; i < config.ndmas; i++) {
  for (i = 0; i < config.ndmas; i++) {
    fprintf (f, "%s\n    {baseaddr:0x%08lx, irq:%i, vapi_id:0x%08lx}",
    fprintf (f, "%s\n    {baseaddr:0x%08lx, irq:%i, vapi_id:0x%08lx}",

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.