URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 1363 |
Rev 1364 |
| Line 108... |
Line 108... |
int enabled; /* is MC enabled? */
|
int enabled; /* is MC enabled? */
|
unsigned long baseaddr; /* Naturally aligned base address */
|
unsigned long baseaddr; /* Naturally aligned base address */
|
unsigned POC; /* power on reset configuration register */
|
unsigned POC; /* power on reset configuration register */
|
} mc;
|
} mc;
|
|
|
int natas;
|
|
struct {
|
|
unsigned long baseaddr; /* Naturally aligned base address */
|
|
int irq; /* Irq number of this device */
|
|
|
|
int dev_type0; /* ATA-device0 type: 0=none, 1=simulated hd, 2=local system hd */
|
|
char dev_file0[STR_SIZE]; /* Filename for simulating HardDisk (device 0) */
|
|
unsigned long dev_size0; /* Size of simulated harddisk (device 0), in MBytes */
|
|
int dev_packet0; /* Device0 implements PACKET command set */
|
|
|
|
int dev_type1; /* ATA-device1 type: 0=none, 1=simulated hd, 2=local system hd */
|
|
char dev_file1[STR_SIZE]; /* Filename for simulating HardDisk (device 1) */
|
|
unsigned long dev_size1; /* Size of simulated harddisk (device 1), in MBytes */
|
|
int dev_packet1; /* Device1 implements PACKET command set */
|
|
} atas[MAX_ATAS];
|
|
|
|
struct {
|
struct {
|
int pattern; /* A user specified memory initialization pattern */
|
int pattern; /* A user specified memory initialization pattern */
|
int random_seed; /* Initialize the memory with random values, starting with seed */
|
int random_seed; /* Initialize the memory with random values, starting with seed */
|
enum {
|
enum {
|
MT_UNKNOWN,
|
MT_UNKNOWN,
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.