Line 103... |
Line 103... |
#define SPR_DMR2 (SPRGROUP_D + 17)
|
#define SPR_DMR2 (SPRGROUP_D + 17)
|
#define SPR_DWCR0 (SPRGROUP_D + 18)
|
#define SPR_DWCR0 (SPRGROUP_D + 18)
|
#define SPR_DWCR1 (SPRGROUP_D + 19)
|
#define SPR_DWCR1 (SPRGROUP_D + 19)
|
#define SPR_DSR (SPRGROUP_D + 20)
|
#define SPR_DSR (SPRGROUP_D + 20)
|
#define SPR_DRR (SPRGROUP_D + 21)
|
#define SPR_DRR (SPRGROUP_D + 21)
|
#define SPR_DIR (SPRGROUP_D + 22)
|
|
|
|
/* Performance counters group */
|
/* Performance counters group */
|
#define SPR_PCCR(N) (SPRGROUP_PC + (N))
|
#define SPR_PCCR(N) (SPRGROUP_PC + (N))
|
#define SPR_PCMR(N) (SPRGROUP_PC + 8 + (N))
|
#define SPR_PCMR(N) (SPRGROUP_PC + 8 + (N))
|
|
|
Line 263... |
Line 262... |
#define SPR_DCR_DP 0x00000001 /* DVR/DCR present */
|
#define SPR_DCR_DP 0x00000001 /* DVR/DCR present */
|
#define SPR_DCR_CC 0x0000000e /* Compare condition */
|
#define SPR_DCR_CC 0x0000000e /* Compare condition */
|
#define SPR_DCR_SC 0x00000010 /* Signed compare */
|
#define SPR_DCR_SC 0x00000010 /* Signed compare */
|
#define SPR_DCR_CT 0x000000e0 /* Compare to */
|
#define SPR_DCR_CT 0x000000e0 /* Compare to */
|
|
|
|
/* Bit results with SPR_DCR_CC mask */
|
|
#define SPR_DCR_CC_MASKED 0x00000000
|
|
#define SPR_DCR_CC_EQUAL 0x00000001
|
|
#define SPR_DCR_CC_LESS 0x00000002
|
|
#define SPR_DCR_CC_LESSE 0x00000003
|
|
#define SPR_DCR_CC_GREAT 0x00000004
|
|
#define SPR_DCR_CC_GREATE 0x00000005
|
|
#define SPR_DCR_CC_NEQUAL 0x00000006
|
|
|
|
/* Bit results with SPR_DCR_CT mask */
|
|
#define SPR_DCR_CT_DISABLED 0x00000000
|
|
#define SPR_DCR_CT_IFEA 0x00000020
|
|
#define SPR_DCR_CT_LEA 0x00000040
|
|
#define SPR_DCR_CT_SEA 0x00000060
|
|
#define SPR_DCR_CT_LD 0x00000080
|
|
#define SPR_DCR_CT_SD 0x000000a0
|
|
#define SPR_DCR_CT_LSEA 0x000000c0
|
|
|
/*
|
/*
|
* Bit definitions for Debug Mode 1 register
|
* Bit definitions for Debug Mode 1 register
|
*
|
*
|
*/
|
*/
|
#define SPR_DMR1_CW0 0x00000003 /* Chain watchpoint 0 */
|
#define SPR_DMR1_CW0 0x00000003 /* Chain watchpoint 0 */
|
Line 314... |
Line 331... |
#define SPR_DSR_HPINTE 0x00000080 /* High priority interrupt exception */
|
#define SPR_DSR_HPINTE 0x00000080 /* High priority interrupt exception */
|
#define SPR_DSR_DME 0x00000100 /* DTLB miss exception */
|
#define SPR_DSR_DME 0x00000100 /* DTLB miss exception */
|
#define SPR_DSR_IME 0x00000200 /* ITLB miss exception */
|
#define SPR_DSR_IME 0x00000200 /* ITLB miss exception */
|
#define SPR_DSR_RE 0x00000400 /* Range exception */
|
#define SPR_DSR_RE 0x00000400 /* Range exception */
|
#define SPR_DSR_SCE 0x00000800 /* System call exception */
|
#define SPR_DSR_SCE 0x00000800 /* System call exception */
|
#define SPR_DSR_BE 0x00001000 /* Breakpoint exception */
|
#define SPR_DSR_SSE 0x00001000 /* Single Step Exception */
|
|
#define SPR_DSR_TE 0x00002000 /* Trap exception */
|
|
|
/*
|
/*
|
* Bit definitions for Debug reason register
|
* Bit definitions for Debug reason register
|
*
|
*
|
*/
|
*/
|
Line 332... |
Line 350... |
#define SPR_DRR_HPINTE 0x00000080 /* High priority interrupt exception */
|
#define SPR_DRR_HPINTE 0x00000080 /* High priority interrupt exception */
|
#define SPR_DRR_DME 0x00000100 /* DTLB miss exception */
|
#define SPR_DRR_DME 0x00000100 /* DTLB miss exception */
|
#define SPR_DRR_IME 0x00000200 /* ITLB miss exception */
|
#define SPR_DRR_IME 0x00000200 /* ITLB miss exception */
|
#define SPR_DRR_RE 0x00000400 /* Range exception */
|
#define SPR_DRR_RE 0x00000400 /* Range exception */
|
#define SPR_DRR_SCE 0x00000800 /* System call exception */
|
#define SPR_DRR_SCE 0x00000800 /* System call exception */
|
#define SPR_DRR_BE 0x00001000 /* Breakpoint exception */
|
#define SPR_DRR_TE 0x00001000 /* Trap exception */
|
|
|
/*
|
/*
|
* Bit definitions for Performance counters mode registers
|
* Bit definitions for Performance counters mode registers
|
*
|
*
|
*/
|
*/
|