URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_47/] [or1ksim/] [cpu/] [common/] [abstract.c] - Diff between revs 997 and 1218

Go to most recent revision | Show entire file | Details | Blame | View Log

Browse

Tools

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_47/] [or1ksim/] [cpu/] [common/] [abstract.c] - Diff between revs 997 and 1218

Rev 997	Rev 1218
Line 530...	Line 530...
`*breakpoint += CheckDebugUnit(DebugStoreData,value);`	`*breakpoint += CheckDebugUnit(DebugStoreData,value);`
`}`	`}`

`dc_simulate_write(memaddr, value, 4);`	`dc_simulate_write(memaddr, value, 4);`

`if (cur_area->log)`	`if (cur_area && cur_area->log)`
`fprintf (cur_area->log, "[%08x] -> write %08x\n", memaddr, value);`	`fprintf (cur_area->log, "[%08x] -> write %08x\n", memaddr, value);`
`}`	`}`

`/* Set mem, 16-bit. Big endian version. */`	`/* Set mem, 16-bit. Big endian version. */`

Line 559...	Line 559...
`*breakpoint += CheckDebugUnit(DebugStoreData,value);`	`*breakpoint += CheckDebugUnit(DebugStoreData,value);`
`}`	`}`

`dc_simulate_write(memaddr, (unsigned long)value, 2);`	`dc_simulate_write(memaddr, (unsigned long)value, 2);`

`if (cur_area->log)`	`if (cur_area && cur_area->log)`
`fprintf (cur_area->log, "[%08x] -> write %08x\n", memaddr, value);`	`fprintf (cur_area->log, "[%08x] -> write %08x\n", memaddr, value);`
`}`	`}`

`/* Set mem, 8-bit. */`	`/* Set mem, 8-bit. */`

Line 582...	Line 582...
`*breakpoint += CheckDebugUnit(DebugStoreData,value);`	`*breakpoint += CheckDebugUnit(DebugStoreData,value);`
`}`	`}`

`dc_simulate_write(memaddr, (unsigned long)value, 1);`	`dc_simulate_write(memaddr, (unsigned long)value, 1);`

`if (cur_area->log)`	`if (cur_area && cur_area->log)`
`fprintf (cur_area->log, "[%08x] -> write %08x\n", memaddr, value);`	`fprintf (cur_area->log, "[%08x] -> write %08x\n", memaddr, value);`
`}`	`}`

`void dumpmemory(unsigned int from, unsigned int to, int disasm, int nl)`	`void dumpmemory(unsigned int from, unsigned int to, int disasm, int nl)`
`{`	`{`