OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_47/] [or1ksim/] [cpu/] [or32/] [execute.c] - Diff between revs 717 and 720

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 717 Rev 720
Line 42... Line 42...
#include "debug_unit.h"
#include "debug_unit.h"
 
 
/* General purpose registers. */
/* General purpose registers. */
machword reg[MAX_GPRS];
machword reg[MAX_GPRS];
 
 
 
/* Floating point registers. */
 
machword freg[MAX_GPRS];
 
 
/* Instruction queue */
/* Instruction queue */
struct iqueue_entry iqueue[20];
struct iqueue_entry iqueue[20];
 
 
/* Is current insn in execution a delay insn? */
/* Is current insn in execution a delay insn? */
int delay_insn;
int delay_insn;
Line 610... Line 613...
/* Include decode_execute function */
/* Include decode_execute function */
#include "execgen.c"
#include "execgen.c"
 
 
#else /* SIMPLE_EXECUTION */
#else /* SIMPLE_EXECUTION */
 
 
 
 
#define INSTRUCTION(name) void name ()
#define INSTRUCTION(name) void name ()
#include "insnset.c"
#define get_operand (op_no) op[(op_no)]
 
 
/* Implementation specific.
/* Implementation specific.
   Parses and returns operands. */
   Parses and returns operands. */
 
 
static void
static void
Line 779... Line 783...
    or32_opcodes[insn_index].exec();
    or32_opcodes[insn_index].exec();
  }
  }
  if (do_stats) analysis(&iqueue[0]);
  if (do_stats) analysis(&iqueue[0]);
}
}
 
 
 
#include "insnset.c"
 
 
#endif /* !SIMPLE_EXECUTION */
#endif /* !SIMPLE_EXECUTION */
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.