| Line 37... |
Line 37... |
{"srl", 0, "assign \1 = \2 >> \3;"},
|
{"srl", 0, "assign \1 = \2 >> \3;"},
|
{"sll", 0, "assign \1 = \2 << \3;"},
|
{"sll", 0, "assign \1 = \2 << \3;"},
|
{"sra", 0, "assign \1 = ({32{\2[31]}} << (6'd32-{1'b0, \3}))\n\
|
{"sra", 0, "assign \1 = ({32{\2[31]}} << (6'd32-{1'b0, \3}))\n\
|
| \2 >> \3;"},
|
| \2 >> \3;"},
|
|
|
{"lb", 0, "always @(posedge clk or posedge rst)"},
|
{"lb", 0, "always @(posedge clk)"},
|
{"lh", 0, "always @(posedge clk or posedge rst)"},
|
{"lh", 0, "always @(posedge clk)"},
|
{"lw", 0, "always @(posedge clk or posedge rst)"},
|
{"lw", 0, "always @(posedge clk)"},
|
{"sb", 0, "/* mem8[\2] = \1 */"},
|
{"sb", 0, "/* mem8[\2] = \1 */"},
|
{"sh", 0, "/* mem16[\2] = \1 */"},
|
{"sh", 0, "/* mem16[\2] = \1 */"},
|
{"sw", 0, "/* mem32[\2] = \1 */"},
|
{"sw", 0, "/* mem32[\2] = \1 */"},
|
|
|
{"sfeq", 1, "assign \1 = \2 == \3;"},
|
{"sfeq", 1, "assign \1 = \2 == \3;"},
|
| Line 55... |
Line 55... |
{"sfor", 1, "assign \1 = \2 || \3;"},
|
{"sfor", 1, "assign \1 = \2 || \3;"},
|
{"bf", 0, ""},
|
{"bf", 0, ""},
|
|
|
{"lrbb", 0,"always @(posedge clk or posedge rst)"},
|
{"lrbb", 0,"always @(posedge clk or posedge rst)"},
|
{"cmov", 0,"assign \1 = \4 ? \2 : \3;"},
|
{"cmov", 0,"assign \1 = \4 ? \2 : \3;"},
|
{"reg", 0, "always @(posedge clk or posedge rst)"},
|
{"reg", 0, "always @(posedge clk)"},
|
|
|
{"nop", 0, NULL},
|
{"nop", 0, NULL},
|
{"call", 0, "/* function call */"}};
|
{"call", 0, "/* function call */"}};
|
|
|
/* Find known instruction and attach them to insn */
|
/* Find known instruction and attach them to insn */
|
