URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 424 |
Rev 425 |
| Line 430... |
Line 430... |
|
|
section tick
|
section tick
|
enabled = 0
|
enabled = 0
|
irq = 3
|
irq = 3
|
end
|
end
|
|
|
|
/* MMU SECTION
|
|
|
|
This section configures Memory Menangement Unit
|
|
|
|
enabled = 0/1
|
|
whether MMU is enabled
|
|
|
|
nisets =
|
|
number of ITLB sets; must be power of two
|
|
|
|
niways =
|
|
number of ITLB ways
|
|
|
|
ipagesize =
|
|
instruction page size; must be power of two
|
|
|
|
ientrysize =
|
|
instruction entry size in bytes
|
|
|
|
iustates =
|
|
number of ITLB usage states (2, 3, 4 etc., max is 4)
|
|
|
|
ndsets =
|
|
number of DTLB sets; must be power of two
|
|
|
|
ndways =
|
|
number of DTLB ways
|
|
|
|
dpagesize =
|
|
data page size; must be power of two
|
|
|
|
dentrysize =
|
|
data entry size in bytes
|
|
|
|
dustates =
|
|
number of DTLB usage states (2, 3, 4 etc., max is 4)
|
|
*/
|
|
|
|
section mmu
|
|
enabled = 0
|
|
nisets = 32
|
|
niways = 1
|
|
ipagesize = 4096
|
|
ndsets = 32
|
|
ndways = 1
|
|
dpagesize = 4096
|
|
endsection
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
