OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_47/] [or1ksim/] [testbench/] [README] - Diff between revs 195 and 213

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 195 Rev 213
Line 150... Line 150...
(sim)
(sim)
 
 
Standard output:
Standard output:
RESULT: deaddead
RESULT: deaddead
 
 
 
test5: a test of DMA in normal (software) mode. If everything is ok, RESULT == 0xdeadead.
 
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
 
 
 
Simulation:
 
# ./sim testbench/test5/test5.or32
 
(sim) run 1000000 hush
 
MTSPR(0x1234, 1);
 
MTSPR(0x1234, 6);
 
MTSPR(0x1234, a);
 
MTSPR(0x1234, deaddead);
 
syscall exit(0)
 
(sim)
 
 
 
Standard output:
 
RESULT: deaddead
 
 
compress: UNIX compressed modified not to use libc calls. Should finish with exit(0).
compress: UNIX compressed modified not to use libc calls. Should finish with exit(0).
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
 
 
Simulation:
Simulation:
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.