OpenCores

URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_47/] [or1ksim/] [testbench/] [except.S] - Diff between revs 342 and 344

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 342	Rev 344
Line 32...	Line 32...
`l.sw 0x18(r1),r9`	`l.sw 0x18(r1),r9`
`l.jal store_regs`	`l.jal store_regs`
`l.nop`	`l.nop`
`l.movhi r9,hi(end_except)`	`l.movhi r9,hi(end_except)`
`l.ori r9,r0,lo(end_except)`	`l.ori r9,r0,lo(end_except)`
`l.lwz r10,_excpt_buserr(r0)`	`l.lwz r10,lo(_excpt_buserr)(r0)`
`l.jr r10`	`l.jr r10`
`l.nop`	`l.nop`

`.org 0x300`	`.org 0x300`
`_dpfault_vector:`	`_dpfault_vector:`
Line 152...	Line 152...
`l.sw 0x18(r1),r9`	`l.sw 0x18(r1),r9`
`l.jal store_regs`	`l.jal store_regs`
`l.nop`	`l.nop`
`l.movhi r9,hi(end_except)`	`l.movhi r9,hi(end_except)`
`l.ori r9,r0,lo(end_except)`	`l.ori r9,r0,lo(end_except)`
`l.lwz r10,_excpt_syscall(r0)`	`l.lwz r10,lo(_excpt_syscall)(r0)`
`l.jr r10`	`l.jr r10`
`l.nop`	`l.nop`

`.org 0xd00`	`.org 0xd00`
`_break_vector:`	`_break_vector:`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.