OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_47/] [or1ksim/] [testbench/] [mc_async.h] - Diff between revs 454 and 473

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 454 Rev 473
Line 19... Line 19...
*/
*/
 
 
#ifndef __MC_ASYNC_H
#ifndef __MC_ASYNC_H
#define __MC_ASYNC_H
#define __MC_ASYNC_H
 
 
 
/* TEMPLATE SELECTION       */
 
/* change #undef to #define */
 
#define _MC_TEST_TEMPLATE1
 
#undef  _MC_TEST_TEMPLATE2
 
#undef  _MC_TEST_TEMPLATE3
 
/* ------------------------ */
 
 
/* memory configuration that must reflect mcmem.cfg */
/* memory configuration that must reflect mcmem.cfg */
#define MC_ASYNC_CSMASK 0xFE    /* 8 bit mask for 8 chip selects. 1 ASYNC at CS, 0 something else at CS */
#define MC_ASYNC_CSMASK 0xFE    /* 8 bit mask for 8 chip selects. 1 ASYNC at CS, 0 something else at CS */
 
 
typedef struct MC_ASYNC_CS
typedef struct MC_ASYNC_CS
{
{
Line 40... Line 47...
  { 2, 0x0A },
  { 2, 0x0A },
  { 2, 0x0C },
  { 2, 0x0C },
  { 2, 0x0E },
  { 2, 0x0E },
  { 2, 0x10 } };
  { 2, 0x10 } };
 
 
#define MC_ASYNC_FLAGS  0x000002FFLU    /* MC_TEST_ flags... see mc_common.h */
#define MC_ASYNC_TEST0  0x00000001LU /* no parity, bank after column, write enable */
 
#define MC_ASYNC_TEST1  0x00000002LU /* parity */
 
#define MC_ASYNC_TEST2  0x00000004LU /* bank after row */
 
#define MC_ASYNC_TEST3  0x00000008LU /* RO */
 
#define MC_ASYNC_TEST4  0x00000010LU /* - NOT DEFINED - */
 
 
 
#ifdef _MC_TEST_TEMPLATE1 
 
  #define MC_ASYNC_FLAGS        0x000002B4LU    /* MC_TEST_ flags... see mc_common.h */
 
  #define MC_ASYNC_TESTS        0x0000000FLU
 
#endif
 
 
#define MC_ASYNC_TEST0  0x00000001LU
#ifdef _MC_TEST_TEMPLATE2 
#define MC_ASYNC_TEST1  0x00000002LU
  #define MC_ASYNC_FLAGS        0x00000128LU    /* MC_TEST_ flags... see mc_common.h */
#define MC_ASYNC_TEST2  0x00000004LU
  #define MC_ASYNC_TESTS        0x00000008LU
#define MC_ASYNC_TEST3  0x00000008LU
#endif
#define MC_ASYNC_TEST4  0x00000010LU
 
 
#ifdef _MC_TEST_TEMPLATE3 
 
  #define MC_ASYNC_FLAGS        0x000007FFLU    /* MC_TEST_ flags... see mc_common.h */
 
  #define MC_ASYNC_TESTS        0x0000000FLU
 
#endif
 
 
#define MC_ASYNC_TESTS  0x0000001FLU
 
#endif
#endif
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.