URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_47/] [or1ksim/] [testbench/] [mc_sync.h] - Diff between revs 470 and 552

Rev 470	Rev 552
Line 19...	Line 19...
`*/`	`*/`

`#ifndef __MC_SYNC_H`	`#ifndef __MC_SYNC_H`
`#define __MC_SYNC_H`	`#define __MC_SYNC_H`

	`/* should configuration be read from MC? */`
	`#define MC_READ_CONF`

`/* TEMPLATE SELECTION */`	`/* TEMPLATE SELECTION */`
`/* change #undef to #define */`	`/* change #undef to #define */`
`#define _MC_TEST_TEMPLATE1`	`#define _MC_TEST_TEMPLATE1`
`#undef _MC_TEST_TEMPLATE2`	`#undef _MC_TEST_TEMPLATE2`
`#undef _MC_TEST_TEMPLATE3`	`#undef _MC_TEST_TEMPLATE3`
Line 31...	Line 34...
`/* memory configuration that must reflect mcmem.cfg */`	`/* memory configuration that must reflect mcmem.cfg */`
`#define MC_SYNC_CSMASK 0xFE /* 8 bit mask for 8 chip selects. 1 ASYNC at CS, 0 something else at CS */`	`#define MC_SYNC_CSMASK 0xFE /* 8 bit mask for 8 chip selects. 1 ASYNC at CS, 0 something else at CS */`

`typedef struct MC_SYNC_CS`	`typedef struct MC_SYNC_CS`
`{`	`{`
`unsigned char M;`	`unsigned long M;`
`} MC_SYNC_CS;`	`} MC_SYNC_CS;`

`MC_SYNC_CS mc_async_cs[8] = {`	`MC_SYNC_CS mc_sync_cs[8] = {`
`{ 0x02 /* SELect mask */`	`{ 0x02 /* SELect mask */`
`},`	`},`
`{ 0x04 },`	`{ 0x04 },`
`{ 0x06 },`	`{ 0x06 },`
`{ 0x08 },`	`{ 0x08 },`