OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_47/] [or1ksim/] [testbench/] [uos/] [except_or32.S] - Diff between revs 222 and 511

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 222 Rev 511
Line 153... Line 153...
 */
 */
#if KERNEL_OUTPUT
#if KERNEL_OUTPUT
#define PRINTF(REG,STR)                         \
#define PRINTF(REG,STR)                         \
        l.movhi REG,hi(STR);                    \
        l.movhi REG,hi(STR);                    \
        l.addi  REG,r0,lo(STR);                 \
        l.addi  REG,r0,lo(STR);                 \
        l.sys   202
        l.nop   NOP_PRINTF
#else
#else
#define PRINTF(REG,STR)
#define PRINTF(REG,STR)
#endif
#endif
 
 
/*
/*
 * Reset Exception handler
 * Reset Exception handler
 */
 */
.org 0x100
.org 0x100
_reset_vector:
_reset_vector:
        l.nop
        l.nop
        l.j     _reset
  l.movhi r2,hi(_reset)
 
  l.ori   r2,r2,lo(_reset)
 
  l.jr    r2
        l.nop
        l.nop
 
 
/*
/*
 * Bus Error Exception handler
 * Bus Error Exception handler
 */
 */
Line 208... Line 210...
 
 
        /* load kernel context */
        /* load kernel context */
        l.movhi r3,hi(_kernel_context)
        l.movhi r3,hi(_kernel_context)
        l.addi  r3,r0,lo(_kernel_context)
        l.addi  r3,r0,lo(_kernel_context)
        LOADREGS
        LOADREGS
        l.j     _int_main
 
 
        l.movhi r3,hi(_int_main)
 
        l.addi  r3,r0,lo(_int_main)
 
        l.jr    r3
        l.nop
        l.nop
 
 
_extint_str:
_extint_str:
        .ascii  "External interrupt exception.\n\000"
        .ascii  "External interrupt exception.\n\000"
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.