OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_49/] [or1ksim/] [cache/] [dcache_model.c] - Diff between revs 997 and 1085

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 997 Rev 1085
Line 137... Line 137...
    int minlru = config.dc.ustates - 1;
    int minlru = config.dc.ustates - 1;
    int minway = 0;
    int minway = 0;
 
 
    dc_stats.readmiss++;
    dc_stats.readmiss++;
 
 
    for (i = 0; i < config.dc.nways; i++)
    for (i = 0; i < config.dc.nways; i++) {
      if (dc[set].way[i].lru < minlru)
      if (dc[set].way[i].lru < minlru) {
        minway = i;
        minway = i;
 
        minlru = dc[set].way[i].lru;
 
      }
 
    }
 
 
    for (i = 0; i < (config.dc.blocksize); i += 4) {
    for (i = 0; i < (config.dc.blocksize); i += 4) {
      dc[set].way[minway].line[((dataaddr + i) & (config.dc.blocksize - 1)) >> 2] =
      dc[set].way[minway].line[((dataaddr + i) & (config.dc.blocksize - 1)) >> 2] =
        evalsim_mem32((dataaddr & ~(config.dc.blocksize - 1)) + (((dataaddr & ~3ul)+ i) & (config.dc.blocksize - 1)));
        evalsim_mem32((dataaddr & ~(config.dc.blocksize - 1)) + (((dataaddr & ~3ul)+ i) & (config.dc.blocksize - 1)));
      if(!cur_area) {
      if(!cur_area) {

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.