OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_49/] [or1ksim/] [sim-config.c] - Diff between revs 726 and 730

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 726 Rev 730
Line 144... Line 144...
  config.nethernets = 0;
  config.nethernets = 0;
 
 
  /* GPIO */
  /* GPIO */
  config.ngpios = 0;
  config.ngpios = 0;
 
 
  /* Tick timer */
 
  config.tick.enabled = 0;
 
 
 
  /* PM */
  /* PM */
  config.pm.enabled = 0;
  config.pm.enabled = 0;
#endif
#endif
 
 
  /* Configure runtime */
  /* Configure runtime */
Line 455... Line 452...
  {"cpu",    0},   /* 5  */
  {"cpu",    0},   /* 5  */
  {"sim",    0},
  {"sim",    0},
  {"debug",  0},
  {"debug",  0},
  {"VAPI",   0},
  {"VAPI",   0},
  {"ethernet",0},
  {"ethernet",0},
  {"tick",   0},   /* 10 */
  {"",       0},   /* 10 */
  {"immu",   0},
  {"immu",   0},
  {"dmmu",   0},
  {"dmmu",   0},
  {"ic",     0},
  {"ic",     0},
  {"dc",     0},
  {"dc",     0},
  {"gpio",   0},   /* 15 */
  {"gpio",   0},   /* 15 */
Line 568... Line 565...
{9, "rxfile",             "=\"%s\"",     eth_rxfile,    (void *)(&tempS[0]), 0},
{9, "rxfile",             "=\"%s\"",     eth_rxfile,    (void *)(&tempS[0]), 0},
{9, "txfile",             "=\"%s\"",     eth_txfile,    (void *)(&tempS[0]), 0},
{9, "txfile",             "=\"%s\"",     eth_txfile,    (void *)(&tempS[0]), 0},
{9, "sockif",             "=\"%s\"",     eth_sockif,    (void *)(&tempS[0]), 0},
{9, "sockif",             "=\"%s\"",     eth_sockif,    (void *)(&tempS[0]), 0},
{9, "vapi_id",            "=0x%x",       eth_vapi_id,   (void *)(&tempUL), 0},
{9, "vapi_id",            "=0x%x",       eth_vapi_id,   (void *)(&tempUL), 0},
 
 
{10, "enabled",           "=%i",         NULL,          (void *)(&config.tick.enabled), 0},
 
 
 
{11, "enabled",           "=%i",         immu_enabled,  (void *)(&tempL), 0},
{11, "enabled",           "=%i",         immu_enabled,  (void *)(&tempL), 0},
{11, "nsets",             "=%i",         immu_nsets,    (void *)(&tempL), 0},
{11, "nsets",             "=%i",         immu_nsets,    (void *)(&tempL), 0},
{11, "nways",             "=%i",         immu_nways,    (void *)(&tempL), 0},
{11, "nways",             "=%i",         immu_nways,    (void *)(&tempL), 0},
{11, "pagesize",          "=%i",         immu_pagesize, (void *)(&tempL), 0},
{11, "pagesize",          "=%i",         immu_pagesize, (void *)(&tempL), 0},
{11, "entrysize",         "=%i",         immu_entrysize,(void *)(&tempL), 0},
{11, "entrysize",         "=%i",         immu_entrysize,(void *)(&tempL), 0},
Line 1348... Line 1343...
  int i, comma;
  int i, comma;
  fprintf (f, "/* This file was automatically generated by or1ksim,\n"
  fprintf (f, "/* This file was automatically generated by or1ksim,\n"
              "   using --output-cfg switch (cfg file '%s'). */\n"
              "   using --output-cfg switch (cfg file '%s'). */\n"
  "const static struct config config = {\n", runtime.sim.script_fn);
  "const static struct config config = {\n", runtime.sim.script_fn);
 
 
  fprintf (f, "  tick:{enabled:%i},\n", config.tick.enabled);
 
  fprintf (f, "  nuarts:%i, uarts:{", config.nuarts);
  fprintf (f, "  nuarts:%i, uarts:{", config.nuarts);
  comma = 0;
  comma = 0;
  for (i = 0; i < config.nuarts; i++) {
  for (i = 0; i < config.nuarts; i++) {
    fprintf (f, "%s\n    {rxfile:\"%s\", txfile:\"%s\", jitter:%i, baseaddr:0x%08x, irq:%i, vapi_id:0x%08x, uart16550:%i}",
    fprintf (f, "%s\n    {rxfile:\"%s\", txfile:\"%s\", jitter:%i, baseaddr:0x%08x, irq:%i, vapi_id:0x%08x, uart16550:%i}",
      comma ? "," :"", config.uarts[i].rxfile, config.uarts[i].txfile, config.uarts[i].jitter, config.uarts[i].baseaddr, config.uarts[i].irq,
      comma ? "," :"", config.uarts[i].rxfile, config.uarts[i].txfile, config.uarts[i].jitter, config.uarts[i].baseaddr, config.uarts[i].irq,

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.