OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_50/] [or1ksim/] [cache/] [icache_model.c] - Diff between revs 884 and 992

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 884 Rev 992
Line 28... Line 28...
#include <errno.h>
#include <errno.h>
#include <stdarg.h>
#include <stdarg.h>
 
 
#include "icache_model.h"
#include "icache_model.h"
#include "abstract.h"
#include "abstract.h"
 
#include "except.h"
#include "stats.h"
#include "stats.h"
#include "sim-config.h"
#include "sim-config.h"
#include "spr_defs.h"
#include "spr_defs.h"
#include "sprs.h"
#include "sprs.h"
#include "sim-config.h"
#include "sim-config.h"
Line 72... Line 73...
unsigned long ic_simulate_fetch(unsigned long fetchaddr)
unsigned long ic_simulate_fetch(unsigned long fetchaddr)
{
{
  int set, way = -1;
  int set, way = -1;
  int i;
  int i;
  unsigned long tagaddr;
  unsigned long tagaddr;
 
  unsigned long tmp;
 
 
  /* ICache simulation enabled/disabled. */
  /* ICache simulation enabled/disabled. */
  if ((!testsprbits(SPR_UPR, SPR_UPR_ICP)) || (!testsprbits(SPR_SR, SPR_SR_ICE)) || insn_ci)
  if ((!testsprbits(SPR_UPR, SPR_UPR_ICP)) || (!testsprbits(SPR_SR, SPR_SR_ICE)) || insn_ci) {
    return evalsim_mem32(fetchaddr);
    tmp = evalsim_mem32(fetchaddr);
 
    if(!cur_area) {
 
      printf("EXCEPTION: read out of memory (32-bit access to %.8lx)\n", fetchaddr);
 
      except_handle(EXCEPT_BUSERR, cur_vadd);
 
      return 0;
 
    }
 
    if (!pending.valid && cur_area->log)
 
      fprintf (cur_area->log, "[%08x] -> read %08x\n", fetchaddr, tmp);
 
    return tmp;
 
  }
 
 
  /* Which set to check out? */
  /* Which set to check out? */
  set = (fetchaddr / config.ic.blocksize) % config.ic.nsets;
  set = (fetchaddr / config.ic.blocksize) % config.ic.nsets;
  tagaddr = (fetchaddr / config.ic.blocksize) / config.ic.nsets;
  tagaddr = (fetchaddr / config.ic.blocksize) / config.ic.nsets;
 
 
Line 108... Line 119...
    for (i = 0; i < config.ic.nways; i++)
    for (i = 0; i < config.ic.nways; i++)
      if (ic[set].way[i].lru < minlru)
      if (ic[set].way[i].lru < minlru)
        minway = i;
        minway = i;
 
 
    for (i = 0; i < (config.ic.blocksize); i += 4) {
    for (i = 0; i < (config.ic.blocksize); i += 4) {
      ic[set].way[minway].line[((fetchaddr + i) & (config.ic.blocksize - 1)) >> 2] =
      tmp = ic[set].way[minway].line[((fetchaddr + i) & (config.ic.blocksize - 1)) >> 2] =
        evalsim_mem32((fetchaddr & ~(config.ic.blocksize - 1)) + ((fetchaddr + i) & (config.ic.blocksize - 1)));
        evalsim_mem32((fetchaddr & ~(config.ic.blocksize - 1)) + ((fetchaddr + i) & (config.ic.blocksize - 1)));
      if(!cur_area) {
      if(!cur_area) {
        ic[set].way[minway].tagaddr = -1;
        ic[set].way[minway].tagaddr = -1;
        ic[set].way[minway].lru = 0;
        ic[set].way[minway].lru = 0;
 
        printf("EXCEPTION: read out of memory (32-bit access to %.8lx)\n", fetchaddr);
 
        except_handle(EXCEPT_BUSERR, cur_vadd);
        return 0;
        return 0;
      }
      }
 
      if (!pending.valid && cur_area->log)
 
        fprintf (cur_area->log, "[%08x] -> read %08x\n", fetchaddr, tmp);
    }
    }
 
 
    ic[set].way[minway].tagaddr = tagaddr;
    ic[set].way[minway].tagaddr = tagaddr;
    for (i = 0; i < config.ic.nways; i++)
    for (i = 0; i < config.ic.nways; i++)
      if (ic[set].way[i].lru)
      if (ic[set].way[i].lru)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.