OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_50/] [or1ksim/] [cpu/] [or1k/] [spr_defs.h] - Diff between revs 139 and 167

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 139 Rev 167
Line 20... Line 20...
/* This file is also used by microkernel test bench. Among
/* This file is also used by microkernel test bench. Among
others it is also used in assembly file(s). */
others it is also used in assembly file(s). */
 
 
/* Definition of special-purpose registers (SPRs) */
/* Definition of special-purpose registers (SPRs) */
 
 
#define MAX_GRPS 32
#define MAX_GRPS (32)
#define MAX_SPRS_PER_GRP 0x1000
#define MAX_SPRS_PER_GRP_BITS (11)
#define MAX_SPRS (MAX_GRPS * 0x1000000 / MAX_SPRS_PER_GRP)
#define MAX_SPRS_PER_GRP (1 << MAX_SPRS_PER_GRP_BITS)
 
#define MAX_SPRS (0x10000)
 
 
/* Base addresses for the groups */
/* Base addresses for the groups */
#define SPRGROUP_SYS    0x00000000
#define SPRGROUP_SYS    (0<< MAX_SPRS_PER_GRP_BITS)
#define SPRGROUP_DMMU   0x01000000
#define SPRGROUP_DMMU   (1<< MAX_SPRS_PER_GRP_BITS)
#define SPRGROUP_IMMU   0x02000000
#define SPRGROUP_IMMU   (2<< MAX_SPRS_PER_GRP_BITS)
#define SPRGROUP_DC     0x03000000
#define SPRGROUP_DC     (3<< MAX_SPRS_PER_GRP_BITS)
#define SPRGROUP_IC     0x04000000
#define SPRGROUP_IC     (4<< MAX_SPRS_PER_GRP_BITS)
#define SPRGROUP_MAC    0x05000000
#define SPRGROUP_MAC    (5<< MAX_SPRS_PER_GRP_BITS)
#define SPRGROUP_D      0x06000000
#define SPRGROUP_D      (6<< MAX_SPRS_PER_GRP_BITS)
#define SPRGROUP_PC     0x07000000
#define SPRGROUP_PC     (7<< MAX_SPRS_PER_GRP_BITS)
#define SPRGROUP_PM     0x08000000
#define SPRGROUP_PM     (8<< MAX_SPRS_PER_GRP_BITS)
#define SPRGROUP_PIC    0x09000000
#define SPRGROUP_PIC    (9<< MAX_SPRS_PER_GRP_BITS)
#define SPRGROUP_TT     0x0A000000
#define SPRGROUP_TT     (10<< MAX_SPRS_PER_GRP_BITS)
 
 
/* System control and status group */
/* System control and status group */
#define SPR_VR          (SPRGROUP_SYS + 0)
#define SPR_VR          (SPRGROUP_SYS + 0)
#define SPR_UPR         (SPRGROUP_SYS + 1)
#define SPR_UPR         (SPRGROUP_SYS + 1)
#define SPR_PC          (SPRGROUP_SYS + 16)  /* CZ 21/06/01 */
#define SPR_PC          (SPRGROUP_SYS + 16)  /* CZ 21/06/01 */
Line 384... Line 385...
 */
 */
#define SPR_TTCR_PERIOD 0x0fffffff  /* Time Period */
#define SPR_TTCR_PERIOD 0x0fffffff  /* Time Period */
#define SPR_TTMR_PERIOD SPR_TTCR_PERIOD
#define SPR_TTMR_PERIOD SPR_TTCR_PERIOD
#define SPR_TTMR_IP     0x10000000  /* Interrupt Pending */
#define SPR_TTMR_IP     0x10000000  /* Interrupt Pending */
#define SPR_TTMR_IE     0x20000000  /* Interrupt Enable */
#define SPR_TTMR_IE     0x20000000  /* Interrupt Enable */
#define SPR_TTMR_M      0xC0000000  /* Tick Timer Mode */
#define SPR_TTMR_CR     0x40000000  /* Continuous Run */
 
#define SPR_TTMR_M      0xc0000000  /* Tick Timer Mode */
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.