OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_52/] [or1ksim/] [README] - Diff between revs 54 and 72

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 54 Rev 72
Line 45... Line 45...
or whatever). So don't setuid it. If it kills your dog, don't blame it on me.
or whatever). So don't setuid it. If it kills your dog, don't blame it on me.
 
 
To select DLX simulation, change the target to the configure script to 'dlx'
To select DLX simulation, change the target to the configure script to 'dlx'
and recompile everything (do 'make all' again).
and recompile everything (do 'make all' again).
 
 
 
GNU Tools
 
=========
 
 
 
To build GNU tools:
 
 
 
cvs -d :pserver:cvs@cvs.opencores.org:/home/oc/cvs -z9 co -d work or1k
 
mkdir b-b
 
cd b-b
 
../binutils/configure --target=or32-rtems --prefix=/opt/or32-rtems &&
 
make all install
 
export PATH=/opt/or32-rtems/bin:$PATH
 
cd ../gcc
 
./contrib/egcs_update --touch
 
ln -s ../newlib/newlib .
 
cd ..
 
mkdir b-gcc
 
cd b-gcc
 
../gcc/configure --target=or32-rtems \
 
    --with-gnu-as --with-gnu-ld --with-newlib --verbose \
 
    --enable-threads --prefix=/opt/or32-rtems --enable-languages="c" &&
 
\
 
make all install
 
 
 
 
Simulator test
Simulator test
==============
==============
 
 
Issue 'sim testbench/dhry.or32' or 'sim testbench/dhry.dlx' to
Issue 'sim testbench/dhry.or32' or 'sim testbench/dhry.dlx' to
test simulator. See testbench/README for details about Dhrystone 2.1
test simulator. See testbench/README for details about Dhrystone 2.1

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.