URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 78 |
Rev 103 |
| Line 29... |
Line 29... |
int tagtype;
|
int tagtype;
|
} dc;
|
} dc;
|
struct {
|
struct {
|
int tagtype;
|
int tagtype;
|
} ic;
|
} ic;
|
|
struct {
|
|
int bpb_sim;
|
|
int btic_sim;
|
|
} bp; /* Branch prediction */
|
int clkcycle_ns; /* Clock cycle in nanoseconds */
|
int clkcycle_ns; /* Clock cycle in nanoseconds */
|
struct {
|
struct {
|
char *rxfile; /* File for RX */
|
char *rxfile; /* File for RX */
|
char *txfile; /* File for TX (required) */
|
char *txfile; /* File for TX (required) */
|
unsigned long baseaddr; /* Naturally aligned base address */
|
unsigned long baseaddr; /* Naturally aligned base address */
|
| Line 40... |
Line 44... |
struct {
|
struct {
|
unsigned long startaddr;
|
unsigned long startaddr;
|
unsigned long endaddr;
|
unsigned long endaddr;
|
} ram;
|
} ram;
|
int simdebug; /* Simulator debugging */
|
int simdebug; /* Simulator debugging */
|
|
int iprompt; /* Interactive prompt */
|
|
int dependstats;/* Calculation of dependency statistics */
|
|
int dependency; /* Calculation of dependency (implied by dependstats) */
|
|
int history; /* Instruction stream history remembered by the simulator */
|
|
int superscalar;/* "Superscalar" simulation */
|
|
int slp;
|
};
|
};
|
|
|
extern struct config config;
|
extern struct config config;
|
|
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.