URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 624 |
Rev 626 |
| Line 27... |
Line 27... |
#define MAX_UARTS 4 /* Max. number of UARTs simulated */
|
#define MAX_UARTS 4 /* Max. number of UARTs simulated */
|
#define MAX_DMAS 4 /* Max. number of DMA controllers */
|
#define MAX_DMAS 4 /* Max. number of DMA controllers */
|
#define MAX_ETHERNETS 4 /* Max. number of Ethernet MACs */
|
#define MAX_ETHERNETS 4 /* Max. number of Ethernet MACs */
|
#define MAX_GPIOS 4 /* Max. number of GPIO modules */
|
#define MAX_GPIOS 4 /* Max. number of GPIO modules */
|
#define MAX_MEMORIES 16 /* Max. number of memory devices attached */
|
#define MAX_MEMORIES 16 /* Max. number of memory devices attached */
|
|
#define MAX_SBUF_LEN 256 /* Max. length of store buffer */
|
|
|
#define STR_SIZE (256)
|
#define STR_SIZE (256)
|
|
|
struct config {
|
struct config {
|
struct {
|
struct {
|
| Line 160... |
Line 161... |
int sr; /* Supervision register */
|
int sr; /* Supervision register */
|
int superscalar; /* superscalara analysis */
|
int superscalar; /* superscalara analysis */
|
int hazards; /* dependency hazards analysis */
|
int hazards; /* dependency hazards analysis */
|
int dependstats; /* dependency statistics */
|
int dependstats; /* dependency statistics */
|
int raw_range; /* raw register usage over time stats; range in cycles, 0 = disabled */
|
int raw_range; /* raw register usage over time stats; range in cycles, 0 = disabled */
|
|
int sbuf_len; /* length of store buffer, zero if disabled */
|
} cpu;
|
} cpu;
|
|
|
struct {
|
struct {
|
int debug; /* Simulator debugging */
|
int debug; /* Simulator debugging */
|
int verbose; /* Force verbose output */
|
int verbose; /* Force verbose output */
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.