OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_52/] [or1ksim/] [sim-config.h] - Diff between revs 847 and 876

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 847 Rev 876
Line 28... Line 28...
#define MAX_DMAS         4            /* Max. number of DMA controllers */
#define MAX_DMAS         4            /* Max. number of DMA controllers */
#define MAX_ETHERNETS    4            /* Max. number of Ethernet MACs   */
#define MAX_ETHERNETS    4            /* Max. number of Ethernet MACs   */
#define MAX_GPIOS        4            /* Max. number of GPIO modules    */
#define MAX_GPIOS        4            /* Max. number of GPIO modules    */
#define MAX_MEMORIES     16           /* Max. number of memory devices attached */
#define MAX_MEMORIES     16           /* Max. number of memory devices attached */
#define MAX_VGAS         4            /* Max. number of VGAs */
#define MAX_VGAS         4            /* Max. number of VGAs */
 
#define MAX_ATAS         4            /* Max. number of ATAS */
#define MAX_SBUF_LEN     256          /* Max. length of store buffer */
#define MAX_SBUF_LEN     256          /* Max. length of store buffer */
 
 
#define EXE_LOG_HARDWARE 0            /* Print out RTL states */
#define EXE_LOG_HARDWARE 0            /* Print out RTL states */
#define EXE_LOG_SIMPLE   1            /* Executed log prints out dissasembly */
#define EXE_LOG_SIMPLE   1            /* Executed log prints out dissasembly */
#define EXE_LOG_SOFTWARE 2            /* Simple with some register output*/
#define EXE_LOG_SOFTWARE 2            /* Simple with some register output*/
Line 108... Line 109...
    int enabled;                      /* is MC enabled? */
    int enabled;                      /* is MC enabled? */
    unsigned long baseaddr;           /* Naturally aligned base address */
    unsigned long baseaddr;           /* Naturally aligned base address */
    unsigned POC;                     /* power on reset configuration register */
    unsigned POC;                     /* power on reset configuration register */
  } mc;
  } mc;
 
 
 
  int natas;
 
  struct {
 
    unsigned long baseaddr;           /* Naturally aligned base address */
 
    int  irq;                         /* Irq number of this device */
 
 
 
    int  dev_type0;                   /* ATA-device0 type: 0=none, 1=simulated hd, 2=local system hd */
 
    char dev_file0[STR_SIZE];         /* Filename for simulating HardDisk (device 0) */
 
    unsigned long dev_size0;          /* Size of simulated harddisk (device 0), in MBytes */
 
    int  dev_packet0;                 /* Device0 implements PACKET command set */
 
 
 
    int  dev_type1;                   /* ATA-device1 type: 0=none, 1=simulated hd, 2=local system hd */
 
    char dev_file1[STR_SIZE];         /* Filename for simulating HardDisk (device 1) */
 
    unsigned long dev_size1;          /* Size of simulated harddisk (device 1), in MBytes */
 
    int  dev_packet1;                 /* Device1 implements PACKET command set */
 
  } atas[MAX_ATAS];
 
 
  struct {
  struct {
    int pattern;                      /* A user specified memory initialization pattern */
    int pattern;                      /* A user specified memory initialization pattern */
    int random_seed;                  /* Initialize the memory with random values, starting with seed */
    int random_seed;                  /* Initialize the memory with random values, starting with seed */
    enum {
    enum {
      MT_UNKNOWN,
      MT_UNKNOWN,

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.