OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_52/] [or1ksim/] [sim-config.h] - Diff between revs 883 and 884

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 883 Rev 884
Line 271... Line 271...
    int script_file_specified;        /* Whether script file was already loaded */
    int script_file_specified;        /* Whether script file was already loaded */
    char *filename;                   /* Original Command Simulator file (CZ) */
    char *filename;                   /* Original Command Simulator file (CZ) */
    int output_cfg;                   /* Whether sim is to output cfg files */
    int output_cfg;                   /* Whether sim is to output cfg files */
    char script_fn[STR_SIZE];         /* Script file read */
    char script_fn[STR_SIZE];         /* Script file read */
    int iprompt;                      /* Interactive prompt */
    int iprompt;                      /* Interactive prompt */
 
    int cont_run;                     /* Continuos run versus single
 
                                         step tracing switch. */
 
    int cycles;                       /* Cycles counts fetch stages */
 
 
 
    int mem_cycles;                   /* Each cycle has counter of mem_cycles;
 
                                         this value is joined with cycles
 
                                         at the end of the cycle; no sim
 
                                         originated memory accesses should be
 
                                         performed inbetween. */
 
    int loadcycles;                   /* Load and store stalls */
 
    int storecycles;
  } sim;
  } sim;
 
 
  /* Command line parameters */
  /* Command line parameters */
  struct {
  struct {
    int profile;                      /* Whether profiling was enabled */
    int profile;                      /* Whether profiling was enabled */
Line 286... Line 297...
    unsigned long lea;                /* Load effective address */
    unsigned long lea;                /* Load effective address */
    unsigned long sea;                /* Store effective address */
    unsigned long sea;                /* Store effective address */
    unsigned long ld;                 /* Load data */
    unsigned long ld;                 /* Load data */
    unsigned long sd;                 /* Store data */
    unsigned long sd;                 /* Store data */
    unsigned long lsea;               /* Load/Store effective address */
    unsigned long lsea;               /* Load/Store effective address */
 
    int instructions;                 /* Instructions executed */
 
    int stalled;
 
    int hazardwait;                   /* how many cycles were wasted because of hazards */
 
    int supercycles;                  /* Superscalar cycles */
  } cpu;
  } cpu;
 
 
  struct {
  struct {
    int random_seed;                  /* Initialize the memory with random values, starting with seed */
    int random_seed;                  /* Initialize the memory with random values, starting with seed */
  } memory;
  } memory;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.