OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_52/] [or1ksim/] [support/] [dumpverilog.c] - Diff between revs 997 and 1308

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 997 Rev 1308
Line 44... Line 44...
void dumpverilog(char *verilog_modname, unsigned int from, unsigned int to)
void dumpverilog(char *verilog_modname, unsigned int from, unsigned int to)
{
{
  unsigned int i, done = 0;
  unsigned int i, done = 0;
  struct label_entry *tmp;
  struct label_entry *tmp;
  char dis[DISWIDTH + 100];
  char dis[DISWIDTH + 100];
  struct mem_entry *entry;
 
  PRINTF("// This file was generated by or1ksim %s\n", rcsrev);
  PRINTF("// This file was generated by or1ksim %s\n", rcsrev);
  PRINTF(OR1K_MEM_VERILOG_HEADER(verilog_modname, from/DWQ, to/DWQ, (DISWIDTH*8)));
  PRINTF(OR1K_MEM_VERILOG_HEADER(verilog_modname, from/DWQ, to/DWQ, (DISWIDTH*8)));
 
 
  for(i = from; i < to; i++)
  for(i = from; i < to; i++)
    {
    {
Line 102... Line 101...
  PRINTF(OR1K_MEM_VERILOG_FOOTER);
  PRINTF(OR1K_MEM_VERILOG_FOOTER);
}
}
 
 
void dumphex(unsigned int from, unsigned int to)
void dumphex(unsigned int from, unsigned int to)
{
{
  unsigned int i, done = 0;
  unsigned int i;
 
 
  for(i = from; i < to; i++) {
  for(i = from; i < to; i++) {
    unsigned int _insn = evalsim_mem32 (i);
    unsigned int _insn = evalsim_mem32 (i);
    int index = insn_decode(_insn);
    int index = insn_decode(_insn);
    if (index >= 0)
    if (index >= 0)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.