URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 1386 |
Rev 1404 |
Line 194... |
Line 194... |
ic[set].way[way].tagaddr = -1;
|
ic[set].way[way].tagaddr = -1;
|
ic[set].way[way].lru = 0;
|
ic[set].way[way].lru = 0;
|
}
|
}
|
}
|
}
|
|
|
void ic_clock()
|
|
{
|
|
oraddr_t addr;
|
|
|
|
if ((addr = mfspr(SPR_ICBPR))) {
|
|
ic_simulate_fetch(addr);
|
|
mtspr(SPR_ICBPR, 0);
|
|
}
|
|
if ((addr = mfspr(SPR_ICBIR))) {
|
|
ic_inv(addr);
|
|
mtspr(SPR_ICBIR, 0);
|
|
}
|
|
if ((addr = mfspr(SPR_ICBLR))) {
|
|
mtspr(SPR_ICBLR, 0);
|
|
}
|
|
}
|
|
|
|
/*-----------------------------------------------------[ IC configuration ]---*/
|
/*-----------------------------------------------------[ IC configuration ]---*/
|
void ic_enabled(union param_val val, void *dat)
|
void ic_enabled(union param_val val, void *dat)
|
{
|
{
|
config.ic.enabled = val.int_val;
|
config.ic.enabled = val.int_val;
|
setsprbits (SPR_UPR, SPR_UPR_ICP, val.int_val ? 1 : 0);
|
setsprbits (SPR_UPR, SPR_UPR_ICP, val.int_val ? 1 : 0);
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.