URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 587 |
Rev 600 |
Line 434... |
Line 434... |
switch(except) {
|
switch(except) {
|
case EXCEPT_RESET: drr |= result = dsr & SPR_DSR_RSTE; break;
|
case EXCEPT_RESET: drr |= result = dsr & SPR_DSR_RSTE; break;
|
case EXCEPT_BUSERR: drr |= result = dsr & SPR_DSR_BUSEE; break;
|
case EXCEPT_BUSERR: drr |= result = dsr & SPR_DSR_BUSEE; break;
|
case EXCEPT_DPF: drr |= result = dsr & SPR_DSR_DPFE; break;
|
case EXCEPT_DPF: drr |= result = dsr & SPR_DSR_DPFE; break;
|
case EXCEPT_IPF: drr |= result = dsr & SPR_DSR_IPFE; break;
|
case EXCEPT_IPF: drr |= result = dsr & SPR_DSR_IPFE; break;
|
case EXCEPT_LPINT: drr |= result = dsr & SPR_DSR_LPINTE; break;
|
case EXCEPT_TICK: drr |= result = dsr & SPR_DSR_TTE; break;
|
case EXCEPT_ALIGN: drr |= result = dsr & SPR_DSR_AE; break;
|
case EXCEPT_ALIGN: drr |= result = dsr & SPR_DSR_AE; break;
|
case EXCEPT_ILLEGAL: drr |= result = dsr & SPR_DSR_IIE; break;
|
case EXCEPT_ILLEGAL: drr |= result = dsr & SPR_DSR_IIE; break;
|
case EXCEPT_HPINT: drr |= result = dsr & SPR_DSR_LPINTE; break;
|
case EXCEPT_INT: drr |= result = dsr & SPR_DSR_IE; break;
|
case EXCEPT_DTLBMISS: drr |= result = dsr & SPR_DSR_DME; break;
|
case EXCEPT_DTLBMISS: drr |= result = dsr & SPR_DSR_DME; break;
|
case EXCEPT_ITLBMISS: drr |= result = dsr & SPR_DSR_IME; break;
|
case EXCEPT_ITLBMISS: drr |= result = dsr & SPR_DSR_IME; break;
|
case EXCEPT_RANGE: drr |= result = dsr & SPR_DSR_RE; break;
|
case EXCEPT_RANGE: drr |= result = dsr & SPR_DSR_RE; break;
|
case EXCEPT_SYSCALL: drr |= result = dsr & SPR_DSR_SCE; break;
|
case EXCEPT_SYSCALL: drr |= result = dsr & SPR_DSR_SCE; break;
|
case EXCEPT_TRAP: drr |= result = dsr & SPR_DSR_TE; break;
|
case EXCEPT_TRAP: drr |= result = dsr & SPR_DSR_TE; break;
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.