OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_61/] [or1ksim/] [mmu/] [dmmu.c] - Diff between revs 167 and 344

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 167 Rev 344
Line 134... Line 134...
                        way = i;
                        way = i;
 
 
        /* Did we find our tlb entry? */
        /* Did we find our tlb entry? */
        if (way >= 0) { /* Yes, we did. */
        if (way >= 0) { /* Yes, we did. */
                dmmu_stats.loads_tlbhit++;
                dmmu_stats.loads_tlbhit++;
                debug("DTLB hit (virtaddr=%x).\n", virtaddr);
                debug(5, "DTLB hit (virtaddr=%x).\n", virtaddr);
 
 
                /* Set LRUs */
                /* Set LRUs */
                for (i = 0; i < DTLB_WAYS; i++)
                for (i = 0; i < DTLB_WAYS; i++)
                        if (testsprbits(SPR_DTLBMR_BASE(i) + set, SPR_DTLBMR_LRU))
                        if (testsprbits(SPR_DTLBMR_BASE(i) + set, SPR_DTLBMR_LRU))
                                setsprbits(SPR_DTLBMR_BASE(i) + set, SPR_DTLBMR_LRU, getsprbits(SPR_DTLBMR_BASE(i) + set, SPR_DTLBMR_LRU) - 1);
                                setsprbits(SPR_DTLBMR_BASE(i) + set, SPR_DTLBMR_LRU, getsprbits(SPR_DTLBMR_BASE(i) + set, SPR_DTLBMR_LRU) - 1);

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.