OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_61/] [or1ksim/] [mmu/] [dmmu.c] - Diff between revs 572 and 600

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 572 Rev 600
Line 56... Line 56...
  if (way >= 0) { /* Yes, we did. */
  if (way >= 0) { /* Yes, we did. */
    dmmu_stats.loads_tlbhit++;
    dmmu_stats.loads_tlbhit++;
    debug(5, "DTLB hit (virtaddr=%x).\n", virtaddr);
    debug(5, "DTLB hit (virtaddr=%x).\n", virtaddr);
 
 
    /* Test for page fault */
    /* Test for page fault */
    if (mfspr (SPR_SR) & SPR_SR_SUPV) {
    if (mfspr (SPR_SR) & SPR_SR_SM) {
      if ( write_access && !(mfspr (SPR_DTLBTR_BASE(way) + set) & SPR_DTLBTR_SWE)
      if ( write_access && !(mfspr (SPR_DTLBTR_BASE(way) + set) & SPR_DTLBTR_SWE)
       || !write_access && !(mfspr (SPR_DTLBTR_BASE(way) + set) & SPR_DTLBTR_SRE))
       || !write_access && !(mfspr (SPR_DTLBTR_BASE(way) + set) & SPR_DTLBTR_SRE))
        except_handle(EXCEPT_DPF, virtaddr);
        except_handle(EXCEPT_DPF, virtaddr);
    } else {
    } else {
      if ( write_access && !(mfspr (SPR_DTLBTR_BASE(way) + set) & SPR_DTLBTR_UWE)
      if ( write_access && !(mfspr (SPR_DTLBTR_BASE(way) + set) & SPR_DTLBTR_UWE)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.