URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 239 |
Rev 240 |
Line 50... |
Line 50... |
config.dependency = 1;
|
config.dependency = 1;
|
config.history = 1;
|
config.history = 1;
|
config.superscalar = 1;
|
config.superscalar = 1;
|
config.slp = 1;
|
config.slp = 1;
|
config.profile = 0;
|
config.profile = 0;
|
strcpy(config.memory_table_file, "sim.mem");
|
strcpy(config.mc.memory_table_file, "sim.mem");
|
|
|
mtspr(SPR_VR, SPR_VR_VER & 0x1200);
|
mtspr(SPR_VR, SPR_VR_VER & 0x1200);
|
|
|
val = SPR_UPR_UP | SPR_UPR_DCP | SPR_UPR_ICP | SPR_UPR_DMP |
|
val = SPR_UPR_UP | SPR_UPR_DCP | SPR_UPR_ICP | SPR_UPR_DMP |
|
SPR_UPR_IMP | SPR_UPR_OB32P | SPR_UPR_DUP | SPR_UPR_PICP |
|
SPR_UPR_IMP | SPR_UPR_OB32P | SPR_UPR_DUP | SPR_UPR_PICP |
|
Line 310... |
Line 310... |
} else {
|
} else {
|
fprintf (stderr, "Cannot read script file from '%s',\nneither '%s'; assuming standard configuration.\n", filename, ctmp);
|
fprintf (stderr, "Cannot read script file from '%s',\nneither '%s'; assuming standard configuration.\n", filename, ctmp);
|
}
|
}
|
|
|
/* Initialize memory table. */
|
/* Initialize memory table. */
|
sim_read_memory_table (config.memory_table_file);
|
sim_read_memory_table (config.mc.memory_table_file);
|
}
|
}
|
|
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.