URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 7 |
Rev 30 |
Line 18... |
Line 18... |
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */
|
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */
|
|
|
/* Simulator configuration. Eventually this one will be a lot bigger. */
|
/* Simulator configuration. Eventually this one will be a lot bigger. */
|
|
|
#include "sim-config.h"
|
#include "sim-config.h"
|
|
#include "abstract.h"
|
|
|
struct config config;
|
struct config config;
|
|
|
void init_defconfig()
|
void init_defconfig()
|
{
|
{
|
config.dc.type = VIRTUAL;
|
printf("Machine initialization...\n");
|
|
memset(&config, 0, sizeof(config));
|
|
config.dc.tagtype = VIRTUAL;
|
|
printf("Data cache tag: %s\n", config.dc.tagtype == VIRTUAL ? "virtual" : "physical");
|
|
config.clkcycle_ns = 4; /* 4 for 4ns (250MHz) */
|
|
printf("Clock cycle: %d ns\n", config.clkcycle_ns);
|
|
config.uarts[0].rxfile = "/tmp/uart0.rx";
|
|
config.uarts[0].txfile = "/tmp/uart0.tx";
|
|
config.uarts[0].baseaddr = 0x80000000;
|
|
config.ram.startaddr = MEMORY_START;
|
|
config.ram.endaddr = MEMORY_START + MEMORY_LEN;
|
|
printf("RAM: 0x%x to ", config.ram.startaddr);
|
|
printf("0x%x (", config.ram.endaddr);
|
|
printf("%d KB)\n\n", (config.ram.endaddr - config.ram.startaddr) / 1024);
|
}
|
}
|
|
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.