URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 69 |
Rev 78 |
Line 28... |
Line 28... |
{
|
{
|
printf("Machine initialization...\n");
|
printf("Machine initialization...\n");
|
memset(&config, 0, sizeof(config));
|
memset(&config, 0, sizeof(config));
|
config.dc.tagtype = VIRTUAL;
|
config.dc.tagtype = VIRTUAL;
|
printf("Data cache tag: %s\n", config.dc.tagtype == VIRTUAL ? "virtual" : "physical");
|
printf("Data cache tag: %s\n", config.dc.tagtype == VIRTUAL ? "virtual" : "physical");
|
|
config.ic.tagtype = VIRTUAL;
|
|
printf("Insn cache tag: %s\n", config.ic.tagtype == VIRTUAL ? "virtual" : "physical");
|
config.clkcycle_ns = 4; /* 4 for 4ns (250MHz) */
|
config.clkcycle_ns = 4; /* 4 for 4ns (250MHz) */
|
printf("Clock cycle: %d ns\n", config.clkcycle_ns);
|
printf("Clock cycle: %d ns\n", config.clkcycle_ns);
|
config.uarts[0].rxfile = "/tmp/uart0.rx";
|
config.uarts[0].rxfile = "/tmp/uart0.rx";
|
config.uarts[0].txfile = "/tmp/uart0.tx";
|
config.uarts[0].txfile = "/tmp/uart0.tx";
|
config.uarts[0].baseaddr = 0x80000000;
|
config.uarts[0].baseaddr = 0x80000000;
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.