URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 7 |
Rev 30 |
Line 17... |
Line 17... |
along with this program; if not, write to the Free Software
|
along with this program; if not, write to the Free Software
|
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */
|
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */
|
|
|
/* Simulator configuration macros. Eventually this one will be a lot bigger. */
|
/* Simulator configuration macros. Eventually this one will be a lot bigger. */
|
|
|
|
#define NR_UARTS 4 /* Number of UARTs simulated */
|
#define VIRTUAL 1
|
#define VIRTUAL 1
|
#define PHYSICAL 2
|
#define PHYSICAL 2
|
|
|
struct config {
|
struct config {
|
struct {
|
struct {
|
int type;
|
int tagtype;
|
} dc;
|
} dc;
|
|
int clkcycle_ns; /* Clock cycle in nanoseconds */
|
|
struct {
|
|
char *rxfile; /* File for RX */
|
|
char *txfile; /* File for TX (required) */
|
|
unsigned long baseaddr; /* Naturally aligned base address */
|
|
} uarts[NR_UARTS];
|
|
struct {
|
|
unsigned long startaddr;
|
|
unsigned long endaddr;
|
|
} ram;
|
};
|
};
|
|
|
extern struct config config;
|
extern struct config config;
|
|
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.