OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_61/] [or1ksim/] [sim.cfg] - Diff between revs 331 and 332

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 331 Rev 332
Line 244... Line 244...
        filename, where to read data from
        filename, where to read data from
 
 
     tx_file = ""
     tx_file = ""
        filename, where to write data to
        filename, where to write data to
 
 
 
     irq = 
 
        irq number for this device
 
 
     jitter = 
     jitter = 
        in msecs... time to block, -1 to disable it
        in msecs... time to block, -1 to disable it
 
 
     vapi_id = 
     vapi_id = 
        VAPI id of this instance
        VAPI id of this instance
Line 257... Line 260...
  enabled = 0
  enabled = 0
  nuarts = 1
  nuarts = 1
 
 
  device 0
  device 0
    baseaddr = 0x80000000
    baseaddr = 0x80000000
 
    irq = 2
    rxfile = "/tmp/uart0.rx"
    rxfile = "/tmp/uart0.rx"
    txfile = "/tmp/uart0.tx"
    txfile = "/tmp/uart0.tx"
    jitter = -1                     /* async behaviour */
    jitter = -1                     /* async behaviour */
  enddevice
  enddevice
end
end
Line 344... Line 348...
    rx_channel = 1
    rx_channel = 1
    rxfile = "/tmp/eth0.rx"
    rxfile = "/tmp/eth0.rx"
    txfile = "/tmp/eth0.tx"
    txfile = "/tmp/eth0.tx"
  enddevice
  enddevice
end
end
 
 
 
/* TICK TIMER SECTION
 
 
 
    This section configures tick timer
 
 
 
    enabled = 0/1
 
      whether tick timer is enabled
 
 
 
    irq = 
 
      irq number
 
*/
 
 
 
section tick
 
  enabled = 0
 
  irq = 3
 
end

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.