URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 102 |
Rev 264 |
| Line 60... |
Line 60... |
} way[BPB_WAYS];
|
} way[BPB_WAYS];
|
} bpb[BPB_LEN];
|
} bpb[BPB_LEN];
|
|
|
void bpb_info()
|
void bpb_info()
|
{
|
{
|
if (!config.bp.bpb_sim) {
|
if (!config.cpu.bpb) {
|
printf("BPB not simulated. Check -bpb option.\n");
|
printf("BPB not simulated. Check -bpb option.\n");
|
return;
|
return;
|
}
|
}
|
|
|
printf("BPB %d bytes: ", BPB_LEN * BPB_WAYS * (BPB_PSTATES + BPB_USTATES) / 8);
|
printf("BPB %d bytes: ", BPB_LEN * BPB_WAYS * (BPB_PSTATES + BPB_USTATES) / 8);
|
| Line 90... |
Line 90... |
{
|
{
|
int entry, way = -1;
|
int entry, way = -1;
|
int i;
|
int i;
|
|
|
/* BPB simulation enabled/disabled. */
|
/* BPB simulation enabled/disabled. */
|
if (!config.bp.bpb_sim)
|
if (!config.cpu.bpb)
|
return;
|
return;
|
|
|
/* Calc entry. */
|
/* Calc entry. */
|
entry = addr % BPB_LEN;
|
entry = addr % BPB_LEN;
|
|
|
| Line 164... |
Line 164... |
} way[BTIC_WAYS];
|
} way[BTIC_WAYS];
|
} btic[BTIC_LEN];
|
} btic[BTIC_LEN];
|
|
|
void btic_info()
|
void btic_info()
|
{
|
{
|
if (!config.bp.btic_sim) {
|
if (!config.cpu.btic_sim) {
|
printf("BTIC not simulated. Check -btic option.\n");
|
printf("BTIC not simulated. Check --btic option.\n");
|
return;
|
return;
|
}
|
}
|
|
|
printf("BTIC %d bytes: ", BTIC_LEN * BTIC_WAYS * (BTIC_USTATES + BTIC_BLOCKSIZE * 8) / 8);
|
printf("BTIC %d bytes: ", BTIC_LEN * BTIC_WAYS * (BTIC_USTATES + BTIC_BLOCKSIZE * 8) / 8);
|
printf("%d ways, %d sets, %d bits/target\n", BTIC_WAYS, BTIC_LEN, BTIC_USTATES + BTIC_BLOCKSIZE * 8);
|
printf("%d ways, %d sets, %d bits/target\n", BTIC_WAYS, BTIC_LEN, BTIC_USTATES + BTIC_BLOCKSIZE * 8);
|
| Line 191... |
Line 191... |
{
|
{
|
int entry, way = -1;
|
int entry, way = -1;
|
int i;
|
int i;
|
|
|
/* BTIC simulation enabled/disabled. */
|
/* BTIC simulation enabled/disabled. */
|
if (!config.bp.btic_sim)
|
if (!config.cpu.btic_sim)
|
return;
|
return;
|
|
|
/* Calc entry. */
|
/* Calc entry. */
|
entry = targetaddr % BTIC_LEN;
|
entry = targetaddr % BTIC_LEN;
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.