URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_67/] [or1ksim/] [peripheral/] [16450.c] - Diff between revs 31 and 102

Rev 31	Rev 102
Line 31...	Line 31...
`#include <stdio.h>`	`#include <stdio.h>`
`#include <string.h>`	`#include <string.h>`

`#include "16450.h"`	`#include "16450.h"`
`#include "sim-config.h"`	`#include "sim-config.h"`
	`#include "pic.h"`

`static struct dev_16450 uarts[NR_UARTS];`	`static struct dev_16450 uarts[NR_UARTS];`

`/* Number of clock cycles (one clock cycle is one call to the uart_clock())`	`/* Number of clock cycles (one clock cycle is one call to the uart_clock())`
`before a single character is transmitted or received. */`	`before a single character is transmitted or received. */`
Line 292...	Line 293...
`uarts[i].regs.msr & (UART_MSR_DCTS \| UART_MSR_DDSR`	`uarts[i].regs.msr & (UART_MSR_DCTS \| UART_MSR_DDSR`
`\| UART_MSR_TERI \| UART_MSR_DDCD)) {`	`\| UART_MSR_TERI \| UART_MSR_DDCD)) {`
`uarts[i].regs.iir = UART_IIR_MSI;`	`uarts[i].regs.iir = UART_IIR_MSI;`
`}`	`}`
`if (!(uarts[i].regs.iir & UART_IIR_NO_INT))`	`if (!(uarts[i].regs.iir & UART_IIR_NO_INT))`
`report_interrupt();`	`report_interrupt(INT_UART);`
`}`	`}`
`}`	`}`

`/* Print register values on stdout. */`	`/* Print register values on stdout. */`
`void uart_status()`	`void uart_status()`