OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_67/] [or1ksim/] [peripheral/] [mc.c] - Diff between revs 543 and 545

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 543 Rev 545
Line 101... Line 101...
}
}
 
 
/* Read a specific MC register. */
/* Read a specific MC register. */
unsigned long mc_read_word(unsigned long addr)
unsigned long mc_read_word(unsigned long addr)
{
{
        unsigned char value = 0;
        unsigned long value = 0;
        int chipsel;
        int chipsel;
 
 
        debug(5, "mc_read_word(%x)\n", addr);
        debug(5, "mc_read_word(%x)", addr);
 
 
  addr -= config.mc.baseaddr;
  addr -= config.mc.baseaddr;
 
 
        switch (addr) {
        switch (addr) {
          case MC_CSR:
          case MC_CSR:
Line 129... Line 129...
                      value = mc.csc[addr >> 3];
                      value = mc.csc[addr >> 3];
                  } else
                  } else
                        debug(1, "read out of range (addr %x)\n", addr + config.mc.baseaddr);
                        debug(1, "read out of range (addr %x)\n", addr + config.mc.baseaddr);
            break;
            break;
        }
        }
 
        debug(5, " value(%x)\n", value);
        return value;
        return value;
}
}
 
 
/* Read POC register and init memory controler regs. */
/* Read POC register and init memory controler regs. */
void mc_reset()
void mc_reset()

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.