URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 424 |
Rev 425 |
| Line 105... |
Line 105... |
int delayw; /* Write cycles */
|
int delayw; /* Write cycles */
|
} table[MAX_MEMORIES];
|
} table[MAX_MEMORIES];
|
} memory;
|
} memory;
|
|
|
struct {
|
struct {
|
|
int enabled; /* Whether IMMU is enabled */
|
|
int nways; /* Number of ITLB ways */
|
|
int nsets; /* Number of ITLB sets */
|
|
int pagesize; /* ITLB page size */
|
|
int entrysize; /* ITLB entry size */
|
|
int ustates; /* number of ITLB usage states */
|
|
} immu;
|
|
|
|
struct {
|
|
int enabled; /* Whether DMMU is enabled */
|
|
int nways; /* Number of DTLB ways */
|
|
int nsets; /* Number of DTLB sets */
|
|
int pagesize; /* DTLB page size */
|
|
int entrysize; /* DTLB entry size */
|
|
int ustates; /* number of DTLB usage states */
|
|
} dmmu;
|
|
|
|
struct {
|
unsigned long upr; /* Unit present register */
|
unsigned long upr; /* Unit present register */
|
unsigned long ver, rev; /* Version register */
|
unsigned long ver, rev; /* Version register */
|
int superscalar; /* superscalara analysis */
|
int superscalar; /* superscalara analysis */
|
int hazards; /* dependency hazards analysis */
|
int hazards; /* dependency hazards analysis */
|
int dependstats; /* dependency statistics */
|
int dependstats; /* dependency statistics */
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.