OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_67/] [or1ksim/] [sim.cfg] - Diff between revs 261 and 262

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 261 Rev 262
Line 1... Line 1...
 
section memory
 
  memory_table_file = "simmem.cfg"
 
  random_seed = 12345
 
  type = random
 
end
 
 
section mc
section mc
  enabled = 1
  enabled = 1
  baseaddr = 0xa0000000
  baseaddr = 0xa0000000
  memory_table_file = "simmem.cfg"
 
  POC = 0x00000008                 /* Power on configuration register */
  POC = 0x00000008                 /* Power on configuration register */
end
end
 
 
section uart
section uart
  enabled = 1
  enabled = 1

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.