OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_69/] [or1ksim/] [mmu/] [dmmu.c] - Diff between revs 438 and 456

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 438 Rev 456
Line 33... Line 33...
inline unsigned long dmmu_simulate_tlb(unsigned long virtaddr, int write_access)
inline unsigned long dmmu_simulate_tlb(unsigned long virtaddr, int write_access)
{
{
  int set, way = -1;
  int set, way = -1;
  int i;
  int i;
  unsigned long tagaddr;
  unsigned long tagaddr;
  unsigned long vpn;
  unsigned long vpn, ppn;
 
 
  if (!(mfspr(SPR_SR) & SPR_SR_DME) || (!testsprbits(SPR_SR, SPR_SR_DME)))
  if (!(mfspr(SPR_SR) & SPR_SR_DME) || (!testsprbits(SPR_SR, SPR_SR_DME)))
    return virtaddr;
    return virtaddr;
 
 
  /* Which set to check out? */
  /* Which set to check out? */
  set = (virtaddr / config.dmmu.pagesize) % config.dmmu.nsets;
  set = (virtaddr / config.dmmu.pagesize) % config.dmmu.nsets;
  tagaddr = (virtaddr / config.dmmu.pagesize) / config.dmmu.nsets;
  tagaddr = (virtaddr / config.dmmu.pagesize) / config.dmmu.nsets;
  vpn = virtaddr / config.dmmu.pagesize;
  vpn = virtaddr / (config.dmmu.pagesize * config.dmmu.nsets);
 
 
  /* Scan all ways and try to find a matching way. */
  /* Scan all ways and try to find a matching way. */
  for (i = 0; i < config.dmmu.nways; i++)
  for (i = 0; i < config.dmmu.nways; i++)
    if ((getsprbits(SPR_DTLBMR_BASE(i) + set, SPR_DTLBMR_VPN) == vpn) &&
    if (((mfspr(SPR_DTLBMR_BASE(i) + set) / (config.dmmu.pagesize * config.dmmu.nsets)) == vpn) &&
        testsprbits(SPR_DTLBMR_BASE(i) + set, SPR_DTLBMR_V))
        testsprbits(SPR_DTLBMR_BASE(i) + set, SPR_DTLBMR_V))
      way = i;
      way = i;
 
 
  /* Did we find our tlb entry? */
  /* Did we find our tlb entry? */
  if (way >= 0) { /* Yes, we did. */
  if (way >= 0) { /* Yes, we did. */
Line 71... Line 71...
    for (i = 0; i < config.dmmu.nways; i++)
    for (i = 0; i < config.dmmu.nways; i++)
      if (testsprbits(SPR_DTLBMR_BASE(i) + set, SPR_DTLBMR_LRU))
      if (testsprbits(SPR_DTLBMR_BASE(i) + set, SPR_DTLBMR_LRU))
        setsprbits(SPR_DTLBMR_BASE(i) + set, SPR_DTLBMR_LRU, getsprbits(SPR_DTLBMR_BASE(i) + set, SPR_DTLBMR_LRU) - 1);
        setsprbits(SPR_DTLBMR_BASE(i) + set, SPR_DTLBMR_LRU, getsprbits(SPR_DTLBMR_BASE(i) + set, SPR_DTLBMR_LRU) - 1);
    setsprbits(SPR_DTLBMR_BASE(way) + set, SPR_DTLBMR_LRU, config.dmmu.ustates - 1);
    setsprbits(SPR_DTLBMR_BASE(way) + set, SPR_DTLBMR_LRU, config.dmmu.ustates - 1);
 
 
    return getsprbits(SPR_DTLBTR_BASE(way) + set, SPR_DTLBTR_PPN) * config.dmmu.pagesize + (virtaddr % config.dmmu.pagesize);
    ppn = mfspr(SPR_DTLBTR_BASE(way) + set) / config.dmmu.pagesize;
 
    return (ppn * config.dmmu.pagesize) + (virtaddr % config.dmmu.pagesize);
  }
  }
  else {  /* No, we didn't. */
  else {  /* No, we didn't. */
    int minlru = config.dmmu.ustates - 1;
    int minlru = config.dmmu.ustates - 1;
    int minway = 0;
    int minway = 0;
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.