OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_69/] [or1ksim/] [sim-config.c] - Diff between revs 624 and 626

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 624 Rev 626
Line 103... Line 103...
  /* CPU */
  /* CPU */
  config.cpu.superscalar = 0;
  config.cpu.superscalar = 0;
  config.sim.history = 0;
  config.sim.history = 0;
  config.cpu.hazards = 0;
  config.cpu.hazards = 0;
  config.cpu.dependstats = 0;
  config.cpu.dependstats = 0;
 
  config.cpu.raw_range = 0;
 
  config.cpu.sbuf_len = 0;
  config.cpu.upr = SPR_UPR_UP | SPR_UPR_DCP | SPR_UPR_ICP | SPR_UPR_DMP
  config.cpu.upr = SPR_UPR_UP | SPR_UPR_DCP | SPR_UPR_ICP | SPR_UPR_DMP
                 | SPR_UPR_IMP | SPR_UPR_OB32P | SPR_UPR_DUP | SPR_UPR_PICP
                 | SPR_UPR_IMP | SPR_UPR_OB32P | SPR_UPR_DUP | SPR_UPR_PICP
                 | SPR_UPR_PMP | SPR_UPR_TTP;
                 | SPR_UPR_PMP | SPR_UPR_TTP;
  config.cpu.sr = 0x00008003;
  config.cpu.sr = 0x00008003;
 
 
Line 341... Line 343...
void memory_name ();
void memory_name ();
void memory_log ();
void memory_log ();
void memory_delayr ();
void memory_delayr ();
void memory_delayw ();
void memory_delayw ();
void cpu_raw_range ();
void cpu_raw_range ();
 
void cpu_sbuf_len ();
void eth_nethernets ();
void eth_nethernets ();
void eth_baseaddr ();
void eth_baseaddr ();
void eth_dma ();
void eth_dma ();
void eth_rx_channel ();
void eth_rx_channel ();
void eth_tx_channel ();
void eth_tx_channel ();
Line 464... Line 467...
{5, "sr",                 "=0x%x",       NULL,          (void *)(&config.cpu.sr), 0},
{5, "sr",                 "=0x%x",       NULL,          (void *)(&config.cpu.sr), 0},
{5, "hazards",            "=%i",         NULL,          (void *)(&config.cpu.hazards), 0},
{5, "hazards",            "=%i",         NULL,          (void *)(&config.cpu.hazards), 0},
{5, "superscalar",        "=%i",         NULL,          (void *)(&config.cpu.superscalar), 0},
{5, "superscalar",        "=%i",         NULL,          (void *)(&config.cpu.superscalar), 0},
{5, "dependstats",        "=%i",         NULL,          (void *)(&config.cpu.dependstats), 0},
{5, "dependstats",        "=%i",         NULL,          (void *)(&config.cpu.dependstats), 0},
{5, "raw_range",          "=%i",         cpu_raw_range, (void *)(&config.cpu.raw_range), 0},
{5, "raw_range",          "=%i",         cpu_raw_range, (void *)(&config.cpu.raw_range), 0},
 
{5, "sbuf_len",           "=%i",         cpu_sbuf_len,  (void *)(&config.cpu.sbuf_len), 0},
 
 
{6, "debug",              "=%i",         NULL,          (void *)(&config.sim.debug), 0},
{6, "debug",              "=%i",         NULL,          (void *)(&config.sim.debug), 0},
{6, "verbose",            "=%i",         NULL,          (void *)(&config.sim.verbose), 0},
{6, "verbose",            "=%i",         NULL,          (void *)(&config.sim.verbose), 0},
{6, "profile",            "=%i",         NULL,          (void *)(&config.sim.profile), 0},
{6, "profile",            "=%i",         NULL,          (void *)(&config.sim.profile), 0},
{6, "prof_fn",            "=\"%s\"",     NULL,          (void *)(&config.sim.prof_fn[0]), 0},
{6, "prof_fn",            "=\"%s\"",     NULL,          (void *)(&config.sim.prof_fn[0]), 0},
Line 761... Line 765...
    config.cpu.raw_range = 0;
    config.cpu.raw_range = 0;
    WARNING("raw range negative; disabled.");
    WARNING("raw range negative; disabled.");
  }
  }
}
}
 
 
 
void cpu_sbuf_len () {
 
  if (config.cpu.sbuf_len >= MAX_SBUF_LEN) {
 
    config.cpu.sbuf_len = MAX_SBUF_LEN - 1;
 
    WARNING("sbuf_len too large; truncated.");
 
  } else if (config.cpu.sbuf_len < 0) {
 
    config.cpu.sbuf_len = 0;
 
    WARNING("sbuf_len negative; disabled.");
 
  }
 
}
 
 
void eth_nethernets () {
void eth_nethernets () {
  if (tempL >= 0 && tempL < MAX_ETHERNETS)
  if (tempL >= 0 && tempL < MAX_ETHERNETS)
    config.nethernets = tempL;
    config.nethernets = tempL;
  else
  else
    ERROR("invalid number of devices.");
    ERROR("invalid number of devices.");

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.